Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

MSP430F1101AIPWR Datasheet(PDF) 8 Page - Texas Instruments

Click here to check the latest version.
Part No. MSP430F1101AIPWR
Description  MIXED SIGNAL MICROCONTROLLER
Download  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

MSP430F1101AIPWR Datasheet(HTML) 8 Page - Texas Instruments

Back Button MSP430F1101AIPWR Datasheet HTML 4Page - Texas Instruments MSP430F1101AIPWR Datasheet HTML 5Page - Texas Instruments MSP430F1101AIPWR Datasheet HTML 6Page - Texas Instruments MSP430F1101AIPWR Datasheet HTML 7Page - Texas Instruments MSP430F1101AIPWR Datasheet HTML 8Page - Texas Instruments MSP430F1101AIPWR Datasheet HTML 9Page - Texas Instruments MSP430F1101AIPWR Datasheet HTML 10Page - Texas Instruments MSP430F1101AIPWR Datasheet HTML 11Page - Texas Instruments MSP430F1101AIPWR Datasheet HTML 12Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 43 page
background image
MSP430C11x1, MSP430F11x1A
MIXED SIGNAL MICROCONTROLLER
SLAS241I − SEPTEMBER 1999 − REVISED DECEMBER 2008
8
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
special function registers
Most interrupt and module enable bits are collected into the lowest address space. Special function register bits
not allocated to a functional purpose are not physically present in the device. Simple software access is provided
with this arrangement.
interrupt enable 1 and 2
76
5
4
0
OFIE
WDTIE
32
1
rw-0
rw-0
rw-0
Address
0h
NMIIE
ACCVIE
rw-0
WDTIE:
Watchdog timer interrupt enable. Inactive if watchdog mode is selected. Active if watchdog timer
is configured in interval timer mode.
OFIE:
Oscillator fault enable
NMIIE:
(Non)maskable interrupt enable
ACCVIE:
Flash access violation interrupt enable
76
5
4
0
32
1
Address
01h
interrupt flag register 1 and 2
76
5
4
0
OFIFG
WDTIFG
32
1
rw-0
rw-1
rw-(0)
Address
02h
NMIIFG
WDTIFG:
Set on watchdog timer overflow (in watchdog mode) or security key violation.
Reset on VCC power up or a reset condition at RST/NMI pin in reset mode.
OFIFG:
Flag set on oscillator fault
NMIIFG:
Set via RST/NMI pin
76
5
4
0
32
1
Address
03h
Legend
rw:
rw-0,1:
Bit can be read and written.
Bit can be read and written. It is Reset or Set by PUC.
Bit can be read and written. It is Reset or Set by POR.
rw-(0,1):
SFR bit is not present in device


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn