Electronic Components Datasheet Search |
|
PCA9698DGG Datasheet(PDF) 30 Page - NXP Semiconductors |
|
PCA9698DGG Datasheet(HTML) 30 Page - NXP Semiconductors |
30 / 48 page PCA9698 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved. Product data sheet Rev. 3 — 3 August 2010 30 of 48 NXP Semiconductors PCA9698 40-bit Fm+ I2C-bus advanced I/O port with RESET, OE and INT Only slave devices with bit IOAC = 1 answer to the GPIO All Call transaction. Output Port register programming becomes effective at the STOP command if OCH = 0, at each acknowledge if OCH = 1. Configuration, Polarity Inversion, and Mask interrupt registers become effective at the acknowledge. Less than 5 bytes can be programmed by using the same scheme. ‘D5 D4 D3 D2 D1 D0’ refers to the first register to be programmed. If more than 5 bytes are written, previous data are overwritten (the sixth Configuration register will roll over to the first addressed Configuration register, the sixth Polarity Inversion register will roll over to the first addressed Polarity Inversion register, the sixth Mask interrupt register will roll over to the first addressed Mask interrupt register). Fig 23. GPIO All Call write to the Output Port, I/O Configuration, Polarity Inversion, or Mask interrupt registers 002aab952 S 1 1 0 1 1 1 0 0 A GPIO All Call address R/W START condition command register AI = 1 A acknowledge from slave(s) DATA BANK 0 A acknowledge from slave(s) DATA BANK 1 acknowledge from slave A acknowledge from slave(s) DATA BANK 2 A acknowledge from slave(s) DATA BANK 3 A acknowledge from slave(s) DATA BANK 4 P STOP condition A SDA 1 0 D5 D4 D3 D2 D1 D0 00 1000 for Output Port register programming bank 0 01 0000 for Polarity Inversion register programming bank 0 01 1000 for Configuration register programming bank 0 acknowledge from slave 10 0000 for Mask interrupt register programming bank 0 Only slave devices with bit 0 IOAC = 1 answer the GPIO All Call transaction. The programming becomes effective at the acknowledge. If more than 1 byte is written, previous data is overwritten. Fig 24. GPIO All Call write to the Output structure configuration, All Bank Control, or Mode selection registers 002aab953 S 1 1 0 1 1 1 0 0 A slave address R/W START condition command register AI = 'don't care' A acknowledge from slave(s) A acknowledge from slave(s) acknowledge from slave(s) P STOP condition SDA X 01010 D1 D0 00 for Output structure configuration register programming 01 for All Bank Control register programming 10 for Mode selection register programming DATA |
Similar Part No. - PCA9698DGG |
|
Similar Description - PCA9698DGG |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |