CBTL02042A_CBTL02042B

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

Product data sheet

Rev. 1 — 10 March 2011

7 of 16

NXP Semiconductors

CBTL02042A; CBTL02042B

3.3 V, 2 differential channel, 2 : 1 MUX/deMUX switch for PCIe Gen2

12. Dynamic characteristics

[1]

Table 7.

Dynamic characteristics

Symbol

Parameter

Conditions

Min

Typ[1]

Max

Unit

DDIL

differential insertion loss

channel is OFF

f=100MHz

-

−50

-

dB

f=2.5GHz

-

−25

-

dB

channel is ON

f=100MHz

-

−0.5

-

dB

f=2.5GHz

-

−1.2

-

dB

DDNEXT

differential near-end crosstalk

adjacent channels are ON

f=100MHz

-

−50

-

dB

f=2.5GHz

-

−30

-

dB

−3 dB bandwidth

-

7.0

-

GHz

DDRL

differential return loss

f = 100 MHz

-

−25

-

dB

f=2.5GHz

-

−20

-

dB

ON-state resistance

-

6

-

Ω

propagation delay

from Port A to Port B, or Port A

to Port C, or vice versa

-80

-

ps

Switching characteristics

start-up time

supply voltage valid or XSD

going LOW to channel specified

operating characteristics

--10

ms

OFF-state to HIGH propagation delay

-

-

300

ns

OFF-state to LOW propagation delay

-

-

70

ns

HIGH to OFF-state propagation delay

-

-

50

ns

LOW to OFF-state propagation delay

-

-

50

ns

differential skew time

intra-pair

-

5

-

ps

skew time

inter-pair

-

-

35

ps