Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

MAXQ1740 Datasheet(PDF) 2 Page - Maxim Integrated Products

Part No. MAXQ1740
Description  Magnetic Card Reader Security Microcontroller Optimized for C-Compiler
Download  3 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

MAXQ1740 Datasheet(HTML) 2 Page - Maxim Integrated Products

  MAXQ1740 Datasheet HTML 1Page - Maxim Integrated Products MAXQ1740 Datasheet HTML 2Page - Maxim Integrated Products MAXQ1740 Datasheet HTML 3Page - Maxim Integrated Products  
Zoom Inzoom in Zoom Outzoom out
 2 / 3 page
background image
���������������������������������������������������������������� Maxim Integrated Products  11
MAXQ1740
Magnetic Card Reader Security Microcontroller
ABRIDGED DATA SHEET
Block Diagram
Detailed Description
The MAXQ1740 is a MAXQ20C-based microcontroller
intended for integration into magnetic card readers. It
can be interfaced directly to a 3-track magnetic card
reader head, allowing security features to be added to a
POS or ATM card reader right at the machine/card inter-
face. Encryption is provided by a hardware AES engine.
Security features include a self-destruct input for tamper
detection, code scrambling, and fast-wiping of the NV
SRAM in the event of a tamper detection and supply-
rail monitoring for overvoltage conditions. A 16KB flash
memory provides nonvolatile storage for user programs
and other static, nonvolatile data.
The device provides 1KB of fast-wipe NV SRAM and 128
bytes of data NV SRAM, which instantaneously zeroizes
its contents when a tamper is detected. The 128 byytes
can be used as data RAM or working RAM for the AES.
The fast-wipe feature ensures that any data in the 1KB of
memory is destroyed before any application software can
access it. Communication peripherals include a hard-
ware I2C, a hardware USART, and two hardware SPIs.
A 1-Wire port is available for system programming and
application debugging.
Microprocessor
The MAXQ20C core supports the Harvard memory archi-
tecture with separate 16-bit program and data address
buses. A fixed 16-bit instruction word is standard, but
data can be arranged in 8 or 16 bits. The MAXQ core is
implemented as a pipelined processor with performance
approaching 1MIPS per MHz. The 16-bit data path is
implemented around register modules, and each register
module contributes specific functions to the core. The
accumulator module consists of sixteen 16-bit registers
and is tightly coupled with the arithmetic logic unit (ALU).
Program flow is supported by a configurable soft stack.
Execution of instructions is triggered by data transfer
between functional register modules, or between a func-
tional register module and memory. Since data move-
ment involves only source and destination modules,
circuit switching activities are limited to active modules
only. For power-conscious applications, this approach
localizes power dissipation and minimizes switching
noise. The modular architecture also provides a maxi-
mum of flexibility and reusability that are important for a
microprocessor used in embedded applications.
The MAXQ instruction set is highly orthogonal. All arith-
metic and logical operations can use any register in
conjunction with the accumulator. Data movement is sup-
ported from any register to any other register. Memory
is accessed through specific data pointer registers with
auto increment/decrement support.
Memory
The microcontroller incorporates several memory types:
• 16KB flash memory
• 1152 bytes fast-wipe NV SRAM
• 128 bytes of instantaneous zeroization NV SRAM
• 6KB utility ROM
• RAM-based software stack
The NV SRAM is cleared by a DRS event. The 128-byte
memory can be used as general-purpose memory if
the AES function is not in use. Starting the AES engine
invalidates data stored in this memory. See Figure 5 for
the memory map.
16KB FLASH MEMORY
WATCHDOG TIMER
INTERNAL
6MHz
OSCILLATOR
6KB UTILITY ROM
MAXQ RISC
CPU
1024B FAST-ERASE
DATA NV SRAM
VOLTAGE
MONITOR/
REGULATOR
256B FAST-WIPE
DATA/AES NV SRAM
SPI
SPI
1-Wire
INTERFACE
16-BIT TIMER
16-BIT TIMER
I2C
GPIO
UP TO 16
3-TRACK
MAG STRIPE
INTERFACE
USART
WAKE-UP
TIMER
SELF-
DESTRUCT
INPUT
AES
ENCRYPTION
ENGINE
RANDOM-
NUMBER
GENERATOR
GND +1.7V TO +3.6V
MAXQ1740


Html Pages

1  2  3 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn