Electronic Components Datasheet Search |
|
CY62148ELL-45ZSXA Datasheet(PDF) 1 Page - Cypress Semiconductor |
|
CY62148ELL-45ZSXA Datasheet(HTML) 1 Page - Cypress Semiconductor |
1 / 16 page CY62148E MoBL® 4-Mbit (512 K × 8) Static RAM Cypress Semiconductor Corporation • 198 Champion Court • San Jose , CA 95134-1709 • 408-943-2600 Document #: 38-05442 Rev. *I Revised April 21, 2011 4-Mbit (512 K × 8) Static RAM Features ■ Very high speed: 45 ns ■ Voltage range: 4.5 V to 5.5 V ■ Pin compatible with CY62148B ■ Ultra low standby power ❐ Typical standby current: 1 µA ❐ Maximum standby current: 7 µA (Industrial) ■ Ultra low active power ❐ Typical active current: 2.0 mA at f = 1 MHz ■ Easy memory expansion with CE, and OE features ■ Automatic power-down when deselected ■ Complementary metal oxide semiconductor (CMOS) for optimum speed and power ■ Available in Pb-free 32-pin thin small outline package (TSOP) II and 32-pin small-outline integrated circuit (SOIC)[1] packages Functional Description The CY62148E is a high performance CMOS static RAM organized as 512 K words by 8-bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life™ (MoBL) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption when addresses are not toggling. Placing the device into standby mode reduces power consumption by more than 99% when deselected (CE HIGH). The eight input and output pins (I/O0 through I/O7) are placed in a high impedance state when the device is deselected (CE HIGH), Outputs are disabled (OE HIGH), or during an active Write operation (CE LOW and WE LOW) To write to the device, take Chip Enable (CE) and Write Enable (WE) inputs LOW. Data on the eight I/O pins (I/O0 through I/O7) is then written into the location specified on the address pins (A0 through A18). To read from the device, take Chip Enable (CE) and Output Enable (OE) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins. Logic Block Diagram A0 IO0 IO7 IO1 IO2 IO3 IO4 IO5 IO6 A1 A2 A3 A4 A5 A6 A7 A8 A9 POWER DOWN CE WE OE COLUMN DECODER 512K x 8 ARRAY INPUT BUFFER A10 A11 A12 I/O0 I/O1 I/O2 I/O3 I/O4 I/O5 I/O6 I/O7 Note 1. SOIC package is available only in 55 ns speed bin. [+] Feedback |
Similar Part No. - CY62148ELL-45ZSXA |
|
Similar Description - CY62148ELL-45ZSXA |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |