Electronic Components Datasheet Search |
|
CY14MB064J1-SXI Datasheet(PDF) 7 Page - Cypress Semiconductor |
|
CY14MB064J1-SXI Datasheet(HTML) 7 Page - Cypress Semiconductor |
7 / 31 page CY14MB064J CY14ME064J Document #: 001- 65051 Rev. *B Page 7 of 31 Slave Device Address Every slave device on an I2C bus has a device select address. The first byte after START condition contains the slave device address with which the master intends to communicate. The seven MSBs are the device address and the LSB (R/W bit) is used for indicating Read or Write operation. The CY14MX064J reserves two sets of upper 4 MSBs [7:4] in the slave device address field for accessing Memory and Control Registers. The accessing mechanism is described in Memory Slave Device on page 7. The nvSRAM product provides two different functionalities: Memory and Control Registers functions (such as serial number and product ID). The two functions of the device are accessed through different slave device addresses. The first four most significant bits [7:4] in the device address register are used to select between the nvSRAM functions. Memory Slave Device The nvSRAM device is selected for Read/Write if the master issues the slave address as 1010b followed by two/three bits of device select. For CY14MX064J1/J3 device select is 3 bits and for CY14MX064J2 it is two bits with third bit don’t care. If slave address sent by the master matches with the Memory Slave device address then depending on the R/W bit of the slave address, data is either read from (R/W = ‘1’) or written to (R/W = ’0’) the nvSRAM. The address length for CY14MX064J is 13 bits and thus it requires 2 address bytes to map the entire memory address location. The dedicated two address bytes represent bit A0 to A12. However, since the address is only 13-bits, it implies that the first three MSB bits that is fed in is ignored by the device. Although these bits are ‘don’t care’, Cypress recommends that this bit is treated as 0 to enable seamless transition to higher memory densities. Control Registers Slave Device The Control Registers Slave device includes the Serial Number, Product ID, Memory Control and Command Register. The nvSRAM Control Register Slave device is selected for Read/Write if the master issues the Slave address as 0011b followed by two/three bits of device select. For CY14MX064J1/J3 device select is 3 bits and for CY14MX064J2 it is two bits with third bit don’t care. If the slave address sent by the master matches with the Memory Slave device address then depending on the R/W bit of the slave address, data is either read from (R/W = ‘1’) or written to (R/W = ’0’) the nvSRAM. Table 1. Slave device Addressing Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 nvSRAM Function Select CY14MX064J Slave Devices 1 0 1 0 Device Select ID R/W Selects Memory Memory, 8 K × 8 0 0 1 1 Device Select ID R/W Selects Control Registers Control Registers - Memory Control Register, 1 × 8 - Serial Number, 8 × 8 - Device ID, 4 × 8 - Command Register, 1 × 8 Figure 8. Memory Slave Device Address handbook, halfpage R/W LSB MSB Slave ID 10 1 0 A2 A0/X A1 Device Select Figure 9. Control Registers Slave Device Address handbook, halfpage R/W LSB MSB Slave ID 0 0 1 1 A2 A0/X A1 Device Select [+] Feedback |
Similar Part No. - CY14MB064J1-SXI |
|
Similar Description - CY14MB064J1-SXI |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |