CY8C5568LTI-114 datasheet(7/114 Pages) CYPRESS

Part #	CY8C5568LTI-114

Description	Programmable System-on-Chip (PSoC) DC to 67 MHz operation

Download	114 Pages

Scroll/Zoom	100%

Manufacturer	CYPRESS [Cypress Semiconductor]

Direct Link	http://www.cypress.com

Logo

7 / 114 page

PRELIMINARY

PSoC® 5: CY8C55 Family Datasheet

Document Number: 001-66235 Rev. *A

Page 7 of 114

Figure 2-2. 100-pin TQFP Part Pinout

Figure 2-3 and Figure 2-4 on page 9 show an example schematic and an example PCB layout, for the 100-pin TQFP part, for optimal

analog performance on a two-layer board.

■ The two pins labeled VDDD must be connected together.

■ The two pins labeled VCCD must be connected together, with capacitance added, as shown in Figure 2-3 and 6.2 Power System on

page 21. The trace between the two VCCD pins should be as short as possible.

■ The two pins labeled VSSD must be connected together.

For information on circuit board layout issues for mixed signals, refer to the application note AN57821 - Mixed Signal Circuit Board

Layout Considerations for PSoC® 3 and PSoC 5.

TQFP

(GPIO) P2[5]

(GPIO) P2[6]

(GPIO) P2[7]

(I2C0: SCL, SIO) P12[4]

(I2C0: SDA, SIO) P12[5]

(GPIO) P6[4]

(GPIO) P6[5]

(GPIO) P6[6]

(GPIO) P6[7]

Vssb

Ind

Vboost

Vbat

Vssd

XRES

(GPIO) P5[0]

(GPIO) P5[1]

(GPIO) P5[2]

(GPIO) P5[3]

(SWDIO, GPIO) P1[0]

(SWDCK, GPIO) P1[1]

(GPIO) P1[2]

(SWV, GPIO) P1[3]

(GPIO) P1[4]

(GPIO) P1[5]

Vddio0

P0[3] (GPIO, OpAmp0-/Extref0)

P0[2] (GPIO, OpAmp0+)

P0[1] (GPIO, OpAmp0out)

P0[0] (GPIO, OpAmp2out)

P4[1] (GPIO)

P4[0] (GPIO)

P12[3] (SIO)

P12[2] (SIO)

Vssd

Vdda

Vssa

Vcca

NC

P15[3] (GPIO, kHz XTAL: Xi)

P15[2] (GPIO, kHz XTAL: Xo)

P12[1] (SIO, I2C1: SDA)

P12[0] (SIO, I2C1: SCL)

P3[7] (GPIO, OpAmp3out)

P3[6] (GPIO, OpAmp1out)

75

74

73

72

71

70

69

68

67

66

65

64

63

62

61

60

59

58

57

56

55

54

53

52

51

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

1

2

3

4

5

6

7

8

9

Lines show Vddio

to I/O supply

association

Note

5. Pins are Do Not Use (DNU) on devices without USB. The pin must be left floating.

[+] Feedback

Similar Part No. - CY8C5568LTI-114

Manufacturer	Part #	Datasheet	Description
Cypress Semiconductor	CY8C5568LTI-114	5Mb / 112P	Programmable System-on-Chip (PSoC짰)

More results

Similar Description - CY8C5568LTI-114

Manufacturer	Part #	Datasheet	Description
Cypress Semiconductor	CY8C53	3Mb / 106P	Programmable System-on-Chip (PSoC) DC to 67 MHz operation
	CY8C54_1106	3Mb / 105P	Programmable System-on-Chip (PSoC) DC to 67 MHz operation
	CY8C52_1106	3Mb / 95P	Programmable System-on-Chip (PSoC) DC to 40 MHz operation
	CY8C32_1105	3Mb / 120P	Programmable System-on-Chip (PSoC) DC to 50 MHz operation
	CY8C34_1105	4Mb / 127P	Programmable System-on-Chip (PSoC) DC to 50 MHz operation
	CY8C21345	945Kb / 35P	PSoC Programmable System-on-Chip
	CY8C29466	1Mb / 46P	PSoC Programmable System-on-Chip
	CY8C27143	1Mb / 53P	PSoC Programmable System-on-Chip
	CY8C34	3Mb / 99P	Programmable System-on-Chip (PSoC)
	CY8C52	2Mb / 85P	Programmable System-on-Chip (PSoC)

More results

CY8C5568LTI-114 Datasheet(PDF) 7 Page - Cypress Semiconductor

CY8C5568LTI-114 Datasheet(HTML) 7 Page - Cypress Semiconductor

Similar Part No. - CY8C5568LTI-114

Similar Description - CY8C5568LTI-114

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL