CY8C5365LTI-104 datasheet(10/106 Pages) CYPRESS

Part #	CY8C5365LTI-104

Description	Programmable System-on-Chip (PSoC) DC to 67 MHz operation

Download	106 Pages

Scroll/Zoom	100%

Manufacturer	CYPRESS [Cypress Semiconductor]

Direct Link	http://www.cypress.com

Logo

10 / 106 page

PRELIMINARY

PSoC® 5: CY8C53 Family Datasheet

Document Number: 001-66237 Rev. *A

Page 10 of 106

4. CPU

4.1 ARM Cortex-M3 CPU

The CY8C53 family of devices has an ARM Cortex-M3 CPU core. The Cortex-M3 is a low power 32-bit three-stage pipelined Harvard

architecture CPU that delivers 1.25 DMIPS/MHz. It is intended for deeply embedded applications that require fast interrupt handling

features.

Figure 4-1. ARM Cortex-M3 Block Diagram

The Cortex-M3 CPU subsystem includes these features:

ARM Cortex-M3 CPU

Programmable NVIC, tightly integrated with the CPU core

Full-featured debug and trace module, tightly integrated with

the CPU core

Up to 128 KB of flash memory, 2 KB of EEPROM, and 32 KB

of SRAM

Cache controller

Peripheral HUB (PHUB)

DMA controller

4.1.1 Cortex-M3 Features

The Cortex-M3 CPU features include:

4-GB address space. Predefined address regions for code,

data, and peripherals. Multiple buses for efficient and

simultaneous accesses of instructions, data, and peripherals.

The Thumb®-2 instruction set, which offers ARM-level

performance at Thumb-level code density. This includes 16-bit

and 32-bit instructions. Advanced instructions include:

Bit-field control

Hardware multiply and divide

Saturation

If-Then

Wait for events and interrupts

Exclusive access and barrier

Special register access

The Cortex-M3 does not support ARM instructions.

Nested

Vectored

Interrupt

Controller

(NVIC)

Debug Block

(SWD)

Trace Port

Interface Unit

(TPIU)

Interrupt Inputs

SWD

SWV

Cortex M3 CPU Core

I- Bus

S-Bus

D- Bus

256 KB

Flash

Cache

32 KB

SRAM

DMA

AHB Bridge and Bus Matrix

PHUB

GPIO

Prog.

Digital

Prog.

Analog

Special

Functions

Peripherals

AHB Spokes

AHB

Bus

Matrix

Cortex M3 Wrapper

C- Bus

Bus

Matrix

32 KB

SRAM

Bus

Matrix

Data

Watchpoint and

Trace (DWT)

Instrumentation

Trace Module

(ITM)

Flash Patch and

Breakpoint

(FPB)

[+] Feedback

Similar Part No. - CY8C5365LTI-104

Manufacturer	Part #	Datasheet	Description
Cypress Semiconductor	CY8C53	2Mb / 102P	Programmable System-on-Chip (PSoC )
	CY8C5385AXI-015	2Mb / 102P	Programmable System-on-Chip (PSoC )
	CY8C5385AXI-025	2Mb / 102P	Programmable System-on-Chip (PSoC )
	CY8C5385AXI-043	2Mb / 102P	Programmable System-on-Chip (PSoC )
	CY8C5385AXI-096	2Mb / 102P	Programmable System-on-Chip (PSoC )

More results

Similar Description - CY8C5365LTI-104

Manufacturer	Part #	Datasheet	Description
Cypress Semiconductor	CY8C54_1106	3Mb / 105P	Programmable System-on-Chip (PSoC) DC to 67 MHz operation
	CY8C55_1106	4Mb / 114P	Programmable System-on-Chip (PSoC) DC to 67 MHz operation
	CY8C52_1106	3Mb / 95P	Programmable System-on-Chip (PSoC) DC to 40 MHz operation
	CY8C32_1105	3Mb / 120P	Programmable System-on-Chip (PSoC) DC to 50 MHz operation
	CY8C34_1105	4Mb / 127P	Programmable System-on-Chip (PSoC) DC to 50 MHz operation
	CY8C21345	945Kb / 35P	PSoC Programmable System-on-Chip
	CY8C29466	1Mb / 46P	PSoC Programmable System-on-Chip
	CY8C27143	1Mb / 53P	PSoC Programmable System-on-Chip
	CY8C34	3Mb / 99P	Programmable System-on-Chip (PSoC)
	CY8C52	2Mb / 85P	Programmable System-on-Chip (PSoC)

More results

CY8C5365LTI-104 Datasheet(PDF) 10 Page - Cypress Semiconductor

CY8C5365LTI-104 Datasheet(HTML) 10 Page - Cypress Semiconductor

Similar Part No. - CY8C5365LTI-104

Similar Description - CY8C5365LTI-104

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL