CY7C1565KV18-400BZI datasheet(1/29 Pages) CYPRESS

Part #	CY7C1565KV18-400BZI

Description	72-Mbit QDR II SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)

Download	29 Pages

Scroll/Zoom	100%

Manufacturer	CYPRESS [Cypress Semiconductor]

Direct Link	http://www.cypress.com

Logo

1 / 29 page

CY7C1561KV18

CY7C1576KV18

CY7C1565KV18

72-Mbit QDR® II+ SRAM 4-Word Burst

Architecture (2.5 Cycle Read Latency)

Cypress Semiconductor Corporation

•

198 Champion Court

•

San Jose

, CA 95134-1709

•

408-943-2600

Document Number: 001-15878 Rev. *L

Revised April 10, 2011

72-Mbit QDR® II+ SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)

Features

■ Separate independent read and write data ports

❐ Supports concurrent transactions

■ 550-MHz clock for high bandwidth

■ Four-word burst for reducing address bus frequency

■ Double data rate (DDR) Interfaces on both read and write ports

(data transferred at 1100 MHz) at 550 MHz

■ Available in 2.5-clock cycle latency

■ Two input clocks (K and K) for precise DDR timing

❐ SRAM uses rising edges only

■ Echo clocks (CQ and CQ) simplify data capture in high speed

systems

■ Data valid pin (QVLD) to indicate valid data on the output

■ Single multiplexed address input bus latches address inputs

for read and write ports

■ Separate port selects for depth expansion

■ Synchronous internally self-timed writes

■ Quad data rate (QDR®) II+ operates with 2.5-cycle read latency

when DOFF is asserted HIGH

■ Operates similar to QDR I device with one cycle read latency

when DOFF is asserted LOW

■ Available in ×8, ×9, and ×36 configurations

■ Full data coherency, providing most current data

■ Core VDD = 1.8 V± 0.1 V; I/O VDDQ = 1.4 V to VDD

[1]

❐ Supports both 1.5 V and 1.8 V I/O supply

■ High-speed transceiver logic (HSTL) inputs and variable drive

HSTL output buffers

■ Available in 165-ball fine pitch ball grid array (FBGA) package

(13 × 15 × 1.4 mm)

■ Offered in both Pb-free and non Pb-free packages

■ JTAG 1149.1 compatible test access port

■ Phase-locked loop (PLL) for accurate data placement

Configurations

With Read Cycle Latency of 2.5 cycles

CY7C1561KV18: 8M ×8

CY7C1576KV18: 8M × 9

CY7C1565KV18: 2M × 36

Functional Description

The CY7C1561KV18, CY7C1576KV18, and CY7C1565KV18

are 1.8-V synchronous pipelined SRAMs, equipped with QDR II+

architecture. Similar to QDR II architecture, QDR II+ architecture

consists of two separate ports: the read port and the write port to

access the memory array. The read port has dedicated data

outputs to support read operations and the write port has

dedicated data inputs to support write operations. QDR II+ archi-

tecture has separate data inputs and data outputs to completely

eliminate the need to “turnaround” the data bus that exists with

common I/O devices. Each port is accessed through a common

address bus. Addresses for read and write addresses are

latched on alternate rising edges of the input (K) clock. Accesses

to the QDR II+ read and write ports are completely independent

of one another. To maximize data throughput, both read and write

ports are equipped with DDR interfaces. Each address location

is associated with four 8-bit words (CY7C1561KV18), 9-bit

words (CY7C1576KV18), or 36-bit words (CY7C1565KV18) that

burst sequentially into or out of the device. Because data is trans-

ferred into and out of the device on every rising edge of both input

clocks (K and K), memory bandwidth is maximized while simpli-

fying system design by eliminating bus “turnarounds”.

Depth expansion is accomplished with port selects, which

enables each port to operate independently.

All synchronous inputs pass through input registers controlled by

the K or K input clocks. All data outputs pass through output

registers controlled by the K or K input clocks. Writes are

conducted with on-chip synchronous self-timed write circuitry.

Selection Guide

Description

550 MHz

500 MHz

450 MHz

400 MHz

Unit

Maximum operating frequency

550

500

450

400

MHz

Maximum operating current

×8

900

830

760

690

mA

×9

900

830

760

690

×36

1310

1210

1100

1000

Note

1. The Cypress QDR II+ devices surpass the QDR consortium specification and can support VDDQ = 1.4 V to VDD.

[+] Feedback

Similar Part No. - CY7C1565KV18-400BZI

Manufacturer	Part #	Datasheet	Description
Cypress Semiconductor	CY7C1565KV18-400BZI	833Kb / 28P	72-Mbit QDR-II SRAM 4-Word Burst Architecture

More results

Similar Description - CY7C1565KV18-400BZI

Manufacturer	Part #	Datasheet	Description
Cypress Semiconductor	CY7C1561V18	676Kb / 28P	72-Mbit QDR??II SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
	CY7C1561V18	1Mb / 28P	72-Mbit QDR??II SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
	CY7C1541V18	1Mb / 28P	72-Mbit QDR??II SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency)
Renesas Technology Corp	RMQSAA3636DGBA	832Kb / 30P	36-Mbit QDR??II SRAM 4-word Burst Architecture (2.5 Cycle Read latency)
Cypress Semiconductor	CY7C1541V18	665Kb / 28P	72-Mbit QDR??II SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency)
	CY7C1261V18	1Mb / 28P	36-Mbit QDR??II SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
	CY7C1161V18	1Mb / 29P	18-Mbit QDR??II SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
Renesas Technology Corp	RMQSAA3636DGBA	363Kb / 30P	36-Mbit QDR™ II SRAM 4-word Burst Architecture (2.5 Cycle Read latency) May 25, 2015
Cypress Semiconductor	CY7C15632KV18	783Kb / 30P	72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
Cypress Semiconductor	CY7C1566KV18	921Kb / 31P	72-Mbit DDR II SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)

More results

CY7C1565KV18-400BZI Datasheet(PDF) 1 Page - Cypress Semiconductor

CY7C1565KV18-400BZI Datasheet(HTML) 1 Page - Cypress Semiconductor

Similar Part No. - CY7C1565KV18-400BZI

Similar Description - CY7C1565KV18-400BZI

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29

Datasheet Download

Link URL