Electronic Components Datasheet Search |
|
CY7C1520KV18-333BZXC Datasheet(PDF) 8 Page - Cypress Semiconductor |
|
CY7C1520KV18-333BZXC Datasheet(HTML) 8 Page - Cypress Semiconductor |
8 / 33 page CY7C1516KV18, CY7C1527KV18 CY7C1518KV18, CY7C1520KV18 Document Number: 001-00437 Rev. *J Page 8 of 33 CQ Output Clock CQ referenced with respect to C. This is a free running clock and is synchronized to the input clock for output data (C) of the DDR II. In the single clock mode, CQ is generated with respect to K. The timing for the echo clocks is shown in the AC Timing table. CQ Output Clock CQ referenced with respect to C. This is a free running clock and is synchronized to the input clock for output data (C) of the DDR II. In the single clock mode, CQ is generated with respect to K. The timing for the echo clocks is shown in the AC Timing table. ZQ Input Output impedance matching input. This input is used to tune the device outputs to the system data bus impedance. CQ, CQ, and Q[x:0] output impedance are set to 0.2 x RQ, where RQ is a resistor connected between ZQ and ground. Alternatively, this pin can be connected directly to VDDQ, which enables the minimum impedance mode. This pin cannot be connected directly to GND or left unconnected. DOFF Input PLL turn off − Active LOW. Connecting this pin to ground turns off the PLL inside the device. The timing in the PLL turned off operation differs from those listed in this data sheet. For normal operation, this pin is connected to a pull up through a 10 K Ω or less pull up resistor. The device behaves in DDR-I mode when the PLL is turned off. In this mode, the device can be operated at a frequency of up to 167 MHz with DDR-I timing. TDO Output Test data out (TDO) for JTAG TCK Input Test clock (TCK) pin for JTAG TDI Input Test data in (TDI) pin for JTAG TMS Input Test mode select (TMS) pin for JTAG NC N/A Not connected to the die. Can be tied to any voltage level. NC/144M Input Not connected to the die. Can be tied to any voltage level. NC/288M Input Not connected to the die. Can be tied to any voltage level. VREF Input- Reference Reference voltage input. Static input used to set the reference level for HSTL inputs, outputs, and AC measurement points. VDD Power Supply Power supply Inputs to the core of the device. VSS Ground Ground for the device. VDDQ Power Supply Power supply inputs for the outputs of the device. Pin Definitions (continued) Pin Name I/O Pin Description [+] Feedback |
Similar Part No. - CY7C1520KV18-333BZXC |
|
Similar Description - CY7C1520KV18-333BZXC |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |