Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1325G Datasheet(PDF) 6 Page - Cypress Semiconductor

Part # CY7C1325G
Description  4-Mbit (256 K x 18) Flow through Sync SRAM Synchronous self timed write
Download  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1325G Datasheet(HTML) 6 Page - Cypress Semiconductor

Back Button CY7C1325G_11 Datasheet HTML 2Page - Cypress Semiconductor CY7C1325G_11 Datasheet HTML 3Page - Cypress Semiconductor CY7C1325G_11 Datasheet HTML 4Page - Cypress Semiconductor CY7C1325G_11 Datasheet HTML 5Page - Cypress Semiconductor CY7C1325G_11 Datasheet HTML 6Page - Cypress Semiconductor CY7C1325G_11 Datasheet HTML 7Page - Cypress Semiconductor CY7C1325G_11 Datasheet HTML 8Page - Cypress Semiconductor CY7C1325G_11 Datasheet HTML 9Page - Cypress Semiconductor CY7C1325G_11 Datasheet HTML 10Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 21 page
background image
CY7C1325G
Document Number: 38-05518 Rev. *H
Page 6 of 21
Functional Overview
All synchronous inputs pass through input registers controlled by
the rising edge of the clock. Maximum access delay from the
clock rise (tCDV) is 6.5 ns (133 MHz device).
The CY7C1325G supports secondary cache in systems utilizing
either a linear or interleaved burst sequence. The interleaved
burst order supports Pentium and i486 processors. The linear
burst sequence is suited for processors that utilize a linear burst
sequence. The burst order is user-selectable, and is determined
by sampling the MODE input. Accesses can be initiated with
either the processor address strobe (ADSP) or the controller
address strobe (ADSC). Address advancement through the
burst sequence is controlled by the ADV input. A two bit on-chip
wraparound burst counter captures the first address in a burst
sequence and automatically increments the address for the rest
of the burst access.
Byte write operations are qualified with the byte write enable
(BWE) and byte write select (BW[A:B]) inputs. A global write
enable (GW) overrides all byte write inputs and writes data to all
four bytes. All writes are simplified with on-chip synchronous self
timed write circuitry.
Three synchronous chip selects (CE1, CE2, CE3) and an
asynchronous output enable (OE) provide for easy bank
selection and output tristate control. ADSP is ignored if CE1 is
HIGH.
Single Read Accesses
A single read access is initiated when the following conditions
are satisfied at clock rise: (1) CE1, CE2, and CE3 are all asserted
active, and (2) ADSP or ADSC is asserted LOW (if the access is
initiated by ADSC, the write inputs must be deasserted during
this first cycle). The address presented to the address inputs is
latched into the address register and the burst counter/control
logic and presented to the memory core. If the OE input is
asserted LOW, the requested data is available at the data
outputs, a maximum to tCDV after clock rise. ADSP is ignored if
CE1 is HIGH.
Single Write Accesses Initiated by ADSP
This access is initiated when the following conditions are
satisfied at clock rise: (1) CE1, CE2, CE3 are all asserted active,
and (2) ADSP is asserted LOW. The addresses presented are
loaded into the address register and the burst inputs (GW, BWE,
and BW[A:B]) are ignored during this first clock cycle. If the write
inputs are asserted active (see Write Cycle Descriptions table for
appropriate states that indicate a write) on the next clock rise, the
appropriate data is latched and written into the device. Byte
writes are allowed. During byte writes, BWA controls DQA and
BWB controls DQB. All I/Os are tristated during a byte write.Since
this is a common I/O device, the asynchronous OE input signal
must be deasserted and the I/Os must be tristated prior to the
presentation of data to DQs. As a safety precaution, the data
lines are tristated after a write cycle is detected, regardless of the
state of OE.
Single Write Accesses Initiated by ADSC
This write access is initiated when the following conditions are
satisfied at clock rise: (1) CE1, CE2, and CE3 are all asserted
active, (2) ADSC is asserted LOW, (3) ADSP is deasserted
HIGH, and (4) the write input signals (GW, BWE, and BW[A:B])
indicate a write access. ADSC is ignored if ADSP is active LOW.
The addresses presented are loaded into the address register
and the burst counter/control logic and delivered to the memory
core. The information presented to DQ[A:D] is written into the
specified address location. Byte writes are allowed. During byte
writes, BWA controls DQA, BWB controls DQB. All I/Os are
tristated when a write is detected, even a byte write. Since this
is a common I/O device, the asynchronous OE input signal must
be deasserted and the I/Os must be tristated prior to the presen-
tation of data to DQs. As a safety precaution, the data lines are
tristated after a write cycle is detected, regardless of the state of
OE.
Burst Sequences
The CY7C1325G provides an on-chip two bit wraparound burst
counter inside the SRAM. The burst counter is fed by A[1:0], and
can follow either a linear or interleaved burst order. The burst
order is determined by the state of the MODE input. A LOW on
MODE selects a linear burst sequence. A HIGH on MODE
selects an interleaved burst order. Leaving MODE unconnected
causes the device to default to a interleaved burst sequence.
Sleep Mode
The ZZ input pin is an asynchronous input. Asserting ZZ places
the SRAM in a power conservation “sleep” mode. Two clock
cycles are required to enter into or exit from this “sleep” mode.
While in this mode, data integrity is guaranteed. Accesses
pending when entering the “sleep” mode are not considered valid
nor is the completion of the operation guaranteed. The device
must be deselected prior to entering the “sleep” mode. CEs,
ADSP, and ADSC must remain inactive for the duration of tZZREC
after the ZZ input returns LOW.
[+] Feedback


Similar Part No. - CY7C1325G_11

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1325G-117AXC CYPRESS-CY7C1325G-117AXC Datasheet
337Kb / 16P
   4-Mbit (256K x 18) Flow-Through Sync SRAM
CY7C1325G-117AXI CYPRESS-CY7C1325G-117AXI Datasheet
337Kb / 16P
   4-Mbit (256K x 18) Flow-Through Sync SRAM
CY7C1325G-117BGC CYPRESS-CY7C1325G-117BGC Datasheet
337Kb / 16P
   4-Mbit (256K x 18) Flow-Through Sync SRAM
CY7C1325G-117BGI CYPRESS-CY7C1325G-117BGI Datasheet
337Kb / 16P
   4-Mbit (256K x 18) Flow-Through Sync SRAM
CY7C1325G-117BGXC CYPRESS-CY7C1325G-117BGXC Datasheet
337Kb / 16P
   4-Mbit (256K x 18) Flow-Through Sync SRAM
More results

Similar Description - CY7C1325G_11

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1325G CYPRESS-CY7C1325G_13 Datasheet
769Kb / 23P
   4-Mbit (256 K x 18) Flow-Through Sync SRAM
CY7C1325H CYPRESS-CY7C1325H Datasheet
731Kb / 21P
   4-Mbit (256 K 횞 18) Flow-Through Sync SRAM
CY7C1325G CYPRESS-CY7C1325G_12 Datasheet
753Kb / 22P
   4-Mbit (256 K 횞 18) Flow-Through Sync SRAM
CY7C1327G CYPRESS-CY7C1327G_13 Datasheet
779Kb / 23P
   4-Mbit (256 K x 18) Pipelined Sync SRAM
CY7C1325G CYPRESS-CY7C1325G Datasheet
337Kb / 16P
   4-Mbit (256K x 18) Flow-Through Sync SRAM
CY7C1328G CYPRESS-CY7C1328G_13 Datasheet
602Kb / 23P
   4-Mbit (256 K x 18) Pipelined DCD Sync SRAM
CY7C1353G CYPRESS-CY7C1353G_13 Datasheet
552Kb / 19P
   4-Mbit (256 K x 18) Flow-Through SRAM with NoBL??Architecture
CY7C1345G CYPRESS-CY7C1345G_13 Datasheet
771Kb / 24P
   4-Mbit (128 K x 36) Flow-Through Sync SRAM
CY7C1338G CYPRESS-CY7C1338G_13 Datasheet
610Kb / 22P
   4-Mbit (128 K x 32) Flow-Through Sync SRAM
CY7C1365CV33 CYPRESS-CY7C1365CV33 Datasheet
567Kb / 21P
   9-Mbit (256 K 횞 32) Flow-Through Sync SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com