SC16IS740IPW datasheet(9/63 Pages) NXP

Part #	SC16IS740IPW

Description	Single UART with I2C-bus/SPI interface, 64 bytes of transmit and receive FIFOs

Download	63 Pages

Scroll/Zoom	100%

Manufacturer	NXP [NXP Semiconductors]

Direct Link	http://www.nxp.com

Logo

9 / 63 page

SC16IS740_750_760

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 7 — 9 June 2011

9 of 63

NXP Semiconductors

SC16IS740/750/760

Single UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR

[4]

HVQFN24 package die supply ground is connected to both VSS pins and exposed center pad. VSS pins must be connected to supply

ground for proper device operation. For enhanced thermal, electrical, and board level performance, the exposed pad needs to be

soldered to the board using a corresponding thermal pad on the board and for proper heat conduction through the board, thermal vias

need to be incorporated in the PCB in the thermal pad region.

7.

Functional description

The UART will perform serial-to-I2C conversion on data characters received from

peripheral devices or modems, and I2C-to-serial conversion on data characters

transmitted by the host. The complete status the SC16IS740/750/760 UART can be read

at any time during functional operation by the host.

The SC16IS740/750/760 can be placed in an alternate mode (FIFO mode) relieving the

host of excessive software overhead by buffering received/transmitted characters. Both

the receiver and transmitter FIFOs can store up to 64 characters (including three

additional bits of error status per character for the receiver FIFO) and have selectable or

programmable trigger levels.

The SC16IS740/750/760 has selectable hardware flow control and software flow control.

Hardware flow control significantly reduces software overhead and increases system

efficiency by automatically controlling serial data flow using the RTS output and CTS input

signals. Software flow control automatically controls data flow by using programmable

Xon/Xoff characters.

The UART includes a programmable baud rate generator that can divide the timing

reference clock input by a divisor between 1 and (216 –1).

7.1 Trigger levels

The SC16IS740/750/760 provides independently selectable and programmable trigger

levels for both receiver and transmitter interrupt generation. After reset, both transmitter

and receiver FIFOs are disabled and so, in effect, the trigger level is the default value of

one character. The selectable trigger levels are available via the FCR. The programmable

trigger levels are available via the TLR. If TLR bits are cleared then selectable trigger level

in FCR is used. If TLR bits are not cleared then programmable trigger level in TLR is used.

7.2 Hardware flow control

Hardware flow control is comprised of auto CTS and auto RTS (see Figure 8). Auto CTS

and auto RTS can be enabled/disabled independently by programming EFR[7:6].

With auto CTS, CTS must be active before the UART can transmit data.

Auto RTS only activates the RTS output when there is enough room in the FIFO to receive

data and de-activates the RTS output when the RX FIFO is sufficiently full. The halt and

resume trigger levels in the TCR determine the levels at which RTS is

activated/deactivated. If TCR bits are cleared then selectable trigger levels in FCR are

used in place of TCR.

If both auto CTS and auto RTS are enabled, when RTS is connected to CTS, data

transmission does not occur unless the receiver FIFO has empty space. Thus, overrun

errors are eliminated during hardware flow control. If not enabled, overrun errors occur if

the transmit data rate exceeds the receive FIFO servicing latency.

Similar Part No. - SC16IS740IPW

Manufacturer	Part #	Datasheet	Description
NXP Semiconductors	SC16IS740IPW	308Kb / 62P	Single UART with I2C-bus/SPI interface, 64 bytes of transmit and receive FIFOs, IrDA SIR built-in support Rev. 05-16 November 2006
NXP Semiconductors	SC16IS740IPW	321Kb / 62P	Single UART with I2C-bus/SPI interface, 64 bytes of transmit and receive FIFOs, IrDA SIR built-in support Rev. 06-13 May 2008

More results

Similar Description - SC16IS740IPW

Manufacturer	Part #	Datasheet	Description
NXP Semiconductors	SC16IS740	321Kb / 62P	Single UART with I2C-bus/SPI interface, 64 bytes of transmit and receive FIFOs, IrDA SIR built-in support Rev. 06-13 May 2008
	SC16IS741A	505Kb / 55P	Single UART with I2C-bus/SPI interface, 64 bytes of transmit and receive FIFOs, IrDA SIR built-in support Rev. 1??8 March 2013
	SC16IS740	308Kb / 62P	Single UART with I2C-bus/SPI interface, 64 bytes of transmit and receive FIFOs, IrDA SIR built-in support Rev. 05-16 November 2006
	SC16IS752	303Kb / 59P	Dual UART with I2C-bus/SPI interface, 64 bytes of transmit and receive FIFOs, IrDA SIR built-in support Rev. 07-19 May 2008
	SC16IS752IBS	482Kb / 60P	Dual UART with I2C-bus/SPI interface, 64 bytes of transmit and receive FIFOs, IrDA SIR built-in support Rev. 9-22 March 2012
	SC16C652	575Kb / 41P	Dual UART with 32 bytes of transmit and receive FIFOs Rev. 04-20 June 2003
Diodes Incorporated	PI7C9X760	3Mb / 53P	I2C-bus/SPI to UART Bridge Controller w/ 64 bytes of TX/RX FIFOs Rev 6 - 2 April 2019
NXP Semiconductors	SC16C2550	603Kb / 46P	Dual UART with 16 bytes of transmit and receive FIFOs and infrared (IrDA) encoder/decoder Rev. 03-19 June 2003
NXP Semiconductors	SC16C2550	603Kb / 46P	Dual UART with 16 bytes of transmit and receive FIFOs and infrared (IrDA) encoder/decoder Rev. 03-19 June 2003
Exar Corporation	ST16C2550	443Kb / 34P	DUAL UART WITH 16-BYTE TRANSMIT AND RECEIVE FIFOS

More results

SC16IS740IPW Datasheet(PDF) 9 Page - NXP Semiconductors

SC16IS740IPW Datasheet(HTML) 9 Page - NXP Semiconductors

Similar Part No. - SC16IS740IPW

Similar Description - SC16IS740IPW

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

Datasheet Download

Link URL