Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF HTML

MC68302PV20 Datasheet(PDF) 72 Page - Motorola, Inc

Part No. MC68302PV20
Description  Integrated Multiprotocol Processor User’s Manual
Download  480 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MOTOROLA [Motorola, Inc]
Homepage  http://www.freescale.com
Logo 

MC68302PV20 Datasheet(HTML) 72 Page - Motorola, Inc

Zoom Inzoom in Zoom Outzoom out
 72 / 480 page
background image
System Integration Block (SIB)
3-22
MC68302 USER’S MANUAL
MOTOROLA
Option 2. The external peripheral can generate the vector. In this case the external device
must decode the interrupt acknowledge cycle, put out the 8-bit vector, and generate DTACK.
The decoding of the interrupt acknowledge cycle can be provided by the IACK7, IACK6, and
IACK1 signals (enabled in the PBCNT register) if either normal or dedicated mode is cho-
sen. These signals eliminate the need for external logic to perform the decoding of the A19–
A16, A3–A1, and FC2–FC0 pins externally to detect the interrupt acknowledge cycle. If the
IACK signals are not needed, they can be regained as general purpose parallel I/O pins. The
external device must generate DTACK in this mode, and DTACK is an input to the IMP.
Option 3. The external peripheral can assert the AVEC pin to cause the M68000 to use an
autovector. In this case, DTACK should not be asserted by the external device. AVEC is rec-
ognized by the M68000 core on the falling edge of S4 and should meet the asynchronous
setup time to the falling edge of S4. The IACK signals can be used to help generate the
AVEC signal for priority levels 1, 6, and 7, if needed.
NOTE
If AVEC is asserted during an interrupt acknowledge cycle, an
autovector is taken, regardless of the vector on the bus. AVEC
should not be asserted during level 4 interrupt acknowledge cy-
cles.
When the IMP generates the vector, the following procedure is used. The three most signif-
icant bits of the interrupt vector number are programmed by the user in the GIMR. These
three bits are concatenated with five bits generated by the interrupt controller to provide an
8-bit vector number to the core. The interrupt controller's encoding of the five low-order bits
of the interrupt vector is shown in Table 3-5. An example vector calculation is shown in Fig-
ure 3-4. When the core initiates an interrupt acknowledge cycle for level 4 and there is no
internal interrupt pending, the interrupt controller encodes the error code 00000 onto the five
low-order bits of the interrupt vector.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn