CY7C1356C-166AXI datasheet(3/32 Pages) CYPRESS

Part #	CY7C1356C-166AXI

Description	9-Mbit (256 K 횞 36/512 K 횞 18) Pipelined SRAM with NoBL??Architecture

Download	32 Pages

Scroll/Zoom	100%

Manufacturer	CYPRESS [Cypress Semiconductor]

Direct Link	http://www.cypress.com

Logo

3 / 32 page

CY7C1354C, CY7C1356C

Document Number: 38-05538 Rev. *K

Page 3 of 32

Contents

Selection Guide ................................................................ 4

Pin Configurations ........................................................... 4

Pin Definitions .................................................................. 7

Functional Overview ........................................................ 8

Single Read Accesses ................................................ 8

Burst Read Accesses .................................................. 8

Single Write Accesses ................................................. 8

Burst Write Accesses .................................................. 9

Sleep Mode ................................................................. 9

Partial Write Cycle Description ..................................... 10

Truth Table ...................................................................... 10

Partial Write Cycle Description ..................................... 11

IEEE 1149.1 Serial Boundary Scan (JTAG) .................. 12

Disabling the JTAG Feature ...................................... 12

TAP Controller State Diagram ....................................... 12

Test Access Port (TAP) ............................................. 12

TAP Controller Block Diagram ...................................... 12

PERFORMING A TAP RESET .................................. 12

TAP REGISTERS ...................................................... 13

TAP Instruction Set ................................................... 13

TAP Timing ...................................................................... 14

TAP AC Switching Characteristics ............................... 14

3.3 V TAP AC Test Conditions ....................................... 15

3.3 V TAP AC Output Load Equivalent ......................... 15

2.5 V TAP AC Test Conditions ....................................... 15

2.5 V TAP AC Output Load Equivalent ......................... 15

TAP DC Electrical Characteristics

and Operating Conditions ............................................. 15

Identification Register Definitions ................................ 15

Scan Register Sizes ....................................................... 16

Identification Codes ....................................................... 16

Boundary Scan Exit Order (256 K × 36) ........................ 17

Boundary Scan Exit Order (512 K × 18) ........................ 18

Maximum Ratings ........................................................... 19

Operating Range ............................................................. 19

Neutron Soft Error Immunity ......................................... 19

Electrical Characteristics ............................................... 19

Capacitance .................................................................... 20

Thermal Resistance ........................................................ 20

Switching Characteristics .............................................. 22

Switching Waveforms .................................................... 23

Ordering Information ...................................................... 26

Ordering Code Definitions ......................................... 26

Package Diagrams .......................................................... 27

Acronyms ........................................................................ 30

Document Conventions ................................................. 30

Units of Measure ....................................................... 30

Document History Page ................................................. 31

Sales, Solutions, and Legal Information ...................... 32

Worldwide Sales and Design Support ....................... 32

Products .................................................................... 32

PSoC Solutions ......................................................... 32

[+] Feedback

Similar Part No. - CY7C1356C-166AXI

Manufacturer	Part #	Datasheet	Description
Cypress Semiconductor	CY7C1356C-166AXI	516Kb / 28P	9-Mbit (256K x 36/512K x 18) Pipelined SRAM with NoBL??Architecture

More results

Similar Description - CY7C1356C-166AXI

Manufacturer	Part #	Datasheet	Description
Cypress Semiconductor	CY7C1354CV25	835Kb / 33P	9-Mbit (256 K 횞 36/512 K 횞 18) Pipelined SRAM with NoBL??Architecture
	CY7C1360C	1Mb / 37P	9-Mbit (256 K 횞 36/512 K 횞 18) Pipelined SRAM
	CY7C1355C	783Kb / 33P	9-Mbit (256 K 횞 36 / 512 K 횞 18) Flow-Through SRAM with NoBL??Architecture
	CY7C1370DV25	774Kb / 30P	18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM with NoBL??Architecture
	CY7C1372D	968Kb / 31P	18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM with NoBL??Architecture
	CY7C1366C	984Kb / 32P	9-Mbit (256 K 횞 36/512 K 횞 18) Pipelined DCD Sync SRAM
	CY7C1352G	538Kb / 20P	4-Mbit (256 K 횞 18) Pipelined SRAM with NoBL??Architecture
	CY7C1361C	1Mb / 34P	9-Mbit (256 K 횞 36/512 K 횞 18) Flow-Through SRAM
	CY7C1350G	621Kb / 21P	4-Mbit (128 K 횞 36) Pipelined SRAM with NoBL??Architecture
	CY7C1371D	1Mb / 37P	18-Mbit (512 K 횞 36/1 M 횞 18) Flow-Through SRAM with NoBL??Architecture

More results

CY7C1356C-166AXI Datasheet(PDF) 3 Page - Cypress Semiconductor

CY7C1356C-166AXI Datasheet(HTML) 3 Page - Cypress Semiconductor

Similar Part No. - CY7C1356C-166AXI

Similar Description - CY7C1356C-166AXI

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

Datasheet Download

Link URL