Electronic Components Datasheet Search
  English  ▼

Delete All


Preview PDF Download HTML

LC89512W Datasheet(PDF) 1 Page - Sanyo Semicon Device

Part No. LC89512W
Description  CD-ROM Error Correction LSI with Built-In SCSI Interface
Download  5 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SANYO [Sanyo Semicon Device]
Direct Link  https://www.sanyo-av.com/us/
Logo SANYO - Sanyo Semicon Device

LC89512W Datasheet(HTML) 1 Page - Sanyo Semicon Device

  LC89512W Datasheet HTML 1Page - Sanyo Semicon Device LC89512W Datasheet HTML 2Page - Sanyo Semicon Device LC89512W Datasheet HTML 3Page - Sanyo Semicon Device LC89512W Datasheet HTML 4Page - Sanyo Semicon Device LC89512W Datasheet HTML 5Page - Sanyo Semicon Device  
Zoom Inzoom in Zoom Outzoom out
 1 / 5 page
background image
Ordering number : EN*4852B
O3095HA (OT)/D1694TH (OT) No. 4852-1/5
The LC89512W integrates a real-time error correction
circuit and a SCSI interface in a single chip.
• CD-ROM error correction function, subcode readout
function, SCSI interface
• Support for double-speed drives at an operating
frequency of 16.9344 MHz
Either SRAM (120 ns), DRAM (80 ns) or pseudo
SRAM (85 ns) can be used.
• Support for quad-speed drives at an operating frequency
of 33.8688 MHz
SRAM (70 ns) must be used.
• Built-in SCSI interface with built-in 48 mA sink buffer
(Only the TARGET function is supported.)
• Built-in 12-byte output FIFO for sub-CPU to host
computer data transmission
• Built-in 12-byte input FIFO for host computer to sub-
CPU data transmission
• Subcode data can be written to buffer RAM and the sub-
CPU can read the subcode values by connecting the
LC89512 to the CD-DSP subcode pin.
• Sub-CPU access of buffer RAM through the LC89512
• Built-in function for buffer RAM internal data transfer
• Pseudo-SRAM (128-kword
× 8-bit and smaller) can be
• DRAM (two 256-kword
× 4-bit chips or two 1-Mword ×
4-bit chips) can be used.
• Transfer speeds:
2.8 MB/second (asynchronous mode) (for CD-ROM
decode only operation)
4.2 MB/second (synchronous mode) (CD-ROM decode
operation is not supported in synchronous mode)
Both of these transfer modes use a 16.9344 MHz clock.
(The transfer speed depends on the frequency used.)
• Operating frequencies: 16.9344 MHz (up to double
speed), 33.8688 (quad speed)
Package Dimensions
unit: mm
SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN
CD-ROM Error Correction LSI
with Built-In SCSI Interface

Html Pages

1  2  3  4  5 

Datasheet Download

Go To PDF Page

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn