Electronic Components Datasheet Search |
|
CY62138F Datasheet(PDF) 8 Page - Cypress Semiconductor |
|
CY62138F Datasheet(HTML) 8 Page - Cypress Semiconductor |
8 / 14 page CY62138F MoBL® Document #: 001-13194 Rev. *C Page 8 of 14 Write Cycle No. 2 (CE1 or CE2 controlled) [24, 25, 26, 27] Write Cycle No. 3 (WE controlled, OE LOW) [24, 27] Notes 24. CE is the logical combination of CE1 and CE2. When CE1 is LOW and CE2 is HIGH, CE is LOW; when CE1 is HIGH or CE2 is LOW, CE is HIGH 25. The internal write time of the memory is defined by the overlap of WE, CE1 = VIL, and CE2 = VIH. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write 26. Data I/O is high impedance if OE = VIH. 27. If CE1 goes HIGH or CE2 goes LOW simultaneously with WE HIGH, the output remains in high impedance state. 28. During this period, the I/Os are in output state. Do not apply input signals. Switching Waveforms (continued) tWC DATA VALID tAW tSA tPWE tHA tHD tSD tSCE ADDRESS CE DATA I/O WE DATA VALID tHD tSD tLZWE tPWE tSA tHA tAW tSCE tWC tHZWE ADDRESS CE WE DATA I/O NOTE 28 [+] Feedback [+] Feedback |
Similar Part No. - CY62138F |
|
Similar Description - CY62138F |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |