Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1414KV18-333BZC Datasheet(PDF) 10 Page - Cypress Semiconductor

Part # CY7C1414KV18-333BZC
Description  36-Mbit QDR짰 II SRAM 2-Word Burst Architecture
Download  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1414KV18-333BZC Datasheet(HTML) 10 Page - Cypress Semiconductor

Back Button CY7C1414KV18-333BZC Datasheet HTML 6Page - Cypress Semiconductor CY7C1414KV18-333BZC Datasheet HTML 7Page - Cypress Semiconductor CY7C1414KV18-333BZC Datasheet HTML 8Page - Cypress Semiconductor CY7C1414KV18-333BZC Datasheet HTML 9Page - Cypress Semiconductor CY7C1414KV18-333BZC Datasheet HTML 10Page - Cypress Semiconductor CY7C1414KV18-333BZC Datasheet HTML 11Page - Cypress Semiconductor CY7C1414KV18-333BZC Datasheet HTML 12Page - Cypress Semiconductor CY7C1414KV18-333BZC Datasheet HTML 13Page - Cypress Semiconductor CY7C1414KV18-333BZC Datasheet HTML 14Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 30 page
background image
CY7C1410KV18, CY7C1425KV18
CY7C1412KV18, CY7C1414KV18
Document Number: 001-57825 Rev. *C
Page 10 of 30
Echo Clocks
Echo clocks are provided on the QDR II to simplify data capture
on high speed systems. Two echo clocks are generated by the
QDR II. CQ is referenced with respect to C and CQ is referenced
with respect to C. These are free running clocks and are
synchronized to the output clock of the QDR II. In the single clock
mode, CQ is generated with respect to K and CQ is generated
with respect to K. The timing for the echo clocks is shown in
Switching Characteristics on page 25.
PLL
These chips use a PLL which is designed to function between
120 MHz and the specified maximum clock frequency. During
power up, when the DOFF is tied HIGH, the PLL is locked after
20
s of stable clock. The PLL can also be reset by slowing or
stopping the input clocks K and K for a minimum of 30 ns.
However, it is not necessary to reset the PLL to lock to the
desired frequency. The PLL automatically locks 20
s after a
stable clock is presented. The PLL may be disabled by applying
ground to the DOFF pin. When the PLL is turned off, the device
behaves in QDR I mode (with one cycle latency and a longer
access time).
Application Example
Figure 1 shows two QDR II used in an application.
Figure 1. Application Example
R = 250
ohms
Vt
R
R = 250
ohms
Vt
Vt
R
Vt = Vddq/2
R = 50
ohms
R
CC#
D
A
SRAM #2
R
P
S
#
W
P
S
#
B
W
S
#
ZQ
CQ/CQ#
Q
K#
CC#
D
A
K
SRAM #1
R
P
S
#
W
P
S
#
B
W
S
#
ZQ
CQ/CQ#
Q
K#
BUS
MASTER
(CPU
or
ASIC)
DATA IN
DATA OUT
Address
RPS#
WPS#
BWS#
Source K
Source K#
Delayed K
Delayed K#
CLKIN/CLKIN#
K
[+] Feedback


Similar Part No. - CY7C1414KV18-333BZC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1414KV18-333BZC CYPRESS-CY7C1414KV18-333BZC Datasheet
895Kb / 33P
   36-Mbit QDR짰 II SRAM Two-Word Burst Architecture
More results

Similar Description - CY7C1414KV18-333BZC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C14101KV18 CYPRESS-CY7C14101KV18 Datasheet
894Kb / 31P
   36-Mbit QDR짰 II SRAM 2-Word Burst Architecture
CY7C1425KV18 CYPRESS-CY7C1425KV18_12 Datasheet
893Kb / 33P
   36-Mbit QDR짰 II SRAM Two-Word Burst Architecture
CY7C1411KV18 CYPRESS-CY7C1411KV18_12 Datasheet
936Kb / 35P
   36-Mbit QDR짰 II SRAM Four-Word Burst Architecture
CY7C1411KV18 CYPRESS-CY7C1411KV18 Datasheet
955Kb / 33P
   36-Mbit QDR짰 II SRAM 4-Word Burst Architecture
CY7C1425KV18 CYPRESS-CY7C1425KV18_13 Datasheet
895Kb / 33P
   36-Mbit QDR짰 II SRAM Two-Word Burst Architecture
CY7C13101KV18 CYPRESS-CY7C13101KV18 Datasheet
890Kb / 32P
   18-Mbit QDR짰 II SRAM 2-Word Burst Architecture
CY7C1312CV18 CYPRESS-CY7C1312CV18_11 Datasheet
1Mb / 26P
   18-Mbit QDR짰 II SRAM 2-Word Burst Architecture
CY7C1313CV18 CYPRESS-CY7C1313CV18_11 Datasheet
1Mb / 29P
   18-Mbit QDR짰 II SRAM 4-Word Burst Architecture
CY7C1310KV18 CYPRESS-CY7C1310KV18 Datasheet
1Mb / 32P
   18-Mbit QDR짰 II SRAM Two-Word Burst Architecture
CY7C1312BV18 CYPRESS-CY7C1312BV18_11 Datasheet
1Mb / 29P
   18-Mbit QDR짰 II SRAM Two-Word Burst Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com