Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1312CV18 Datasheet(PDF) 10 Page - Cypress Semiconductor

Part # CY7C1312CV18
Description  18-Mbit QDR짰 II SRAM 2-Word Burst Architecture
Download  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1312CV18 Datasheet(HTML) 10 Page - Cypress Semiconductor

Back Button CY7C1312CV18 Datasheet HTML 6Page - Cypress Semiconductor CY7C1312CV18 Datasheet HTML 7Page - Cypress Semiconductor CY7C1312CV18 Datasheet HTML 8Page - Cypress Semiconductor CY7C1312CV18 Datasheet HTML 9Page - Cypress Semiconductor CY7C1312CV18 Datasheet HTML 10Page - Cypress Semiconductor CY7C1312CV18 Datasheet HTML 11Page - Cypress Semiconductor CY7C1312CV18 Datasheet HTML 12Page - Cypress Semiconductor CY7C1312CV18 Datasheet HTML 13Page - Cypress Semiconductor CY7C1312CV18 Datasheet HTML 14Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 26 page
background image
CY7C1312CV18
CY7C1314CV18
Document #: 001-07164 Rev. *H
Page 10 of 26
Write Cycle Descriptions
The write cycle description table for CY7C1314CV18 follows. [2, 8]
BWS0 BWS1 BWS2 BWS3
K
K
Comments
LLLL
L–H
During the data portion of a write sequence, all four bytes (D[35:0]) are written into
the device.
LLLL
L–H During the data portion of a write sequence, all four bytes (D[35:0]) are written into
the device.
L
H
H
H
L–H
During the data portion of a write sequence, only the lower byte (D[8:0]) is written
into the device. D[35:9] remains unaltered.
L
H
H
H
L–H During the data portion of a write sequence, only the lower byte (D[8:0]) is written
into the device. D[35:9] remains unaltered.
H
L
H
H
L–H
During the data portion of a write sequence, only the byte (D[17:9]) is written into
the device. D[8:0] and D[35:18] remains unaltered.
H
L
H
H
L–H During the data portion of a write sequence, only the byte (D[17:9]) is written into
the device. D[8:0] and D[35:18] remains unaltered.
H
H
L
H
L–H
During the data portion of a write sequence, only the byte (D[26:18]) is written into
the device. D[17:0] and D[35:27] remains unaltered.
H
H
L
H
L–H During the data portion of a write sequence, only the byte (D[26:18]) is written into
the device. D[17:0] and D[35:27] remains unaltered.
H
H
H
L
L–H
During the data portion of a write sequence, only the byte (D[35:27]) is written into
the device. D[26:0] remains unaltered.
H
H
H
L
L–H During the data portion of a write sequence, only the byte (D[35:27]) is written into
the device. D[26:0] remains unaltered.
HHHH
L–H
No data is written into the device during this portion of a write operation.
HHHH
L–H No data is written into the device during this portion of a write operation.
[+] Feedback


Similar Part No. - CY7C1312CV18

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1312CV18 CYPRESS-CY7C1312CV18 Datasheet
1Mb / 26P
   18-Mbit QDR-II??SRAM 2-Word Burst Architecture
CY7C1312CV18-167BZC CYPRESS-CY7C1312CV18-167BZC Datasheet
1Mb / 26P
   18-Mbit QDR-II??SRAM 2-Word Burst Architecture
CY7C1312CV18-167BZI CYPRESS-CY7C1312CV18-167BZI Datasheet
1Mb / 26P
   18-Mbit QDR-II??SRAM 2-Word Burst Architecture
CY7C1312CV18-167BZXC CYPRESS-CY7C1312CV18-167BZXC Datasheet
1Mb / 26P
   18-Mbit QDR-II??SRAM 2-Word Burst Architecture
CY7C1312CV18-167BZXI CYPRESS-CY7C1312CV18-167BZXI Datasheet
1Mb / 26P
   18-Mbit QDR-II??SRAM 2-Word Burst Architecture
More results

Similar Description - CY7C1312CV18

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C13101KV18 CYPRESS-CY7C13101KV18 Datasheet
890Kb / 32P
   18-Mbit QDR짰 II SRAM 2-Word Burst Architecture
CY7C1313CV18 CYPRESS-CY7C1313CV18_11 Datasheet
1Mb / 29P
   18-Mbit QDR짰 II SRAM 4-Word Burst Architecture
CY7C1310KV18 CYPRESS-CY7C1310KV18 Datasheet
1Mb / 32P
   18-Mbit QDR짰 II SRAM Two-Word Burst Architecture
CY7C1312BV18 CYPRESS-CY7C1312BV18_11 Datasheet
1Mb / 29P
   18-Mbit QDR짰 II SRAM Two-Word Burst Architecture
CY7C1311KV18 CYPRESS-CY7C1311KV18 Datasheet
1Mb / 33P
   18-Mbit QDR짰 II SRAM Four-Word Burst Architecture
CY7C1311KV18 CYPRESS-CY7C1311KV18_12 Datasheet
1Mb / 32P
   18-Mbit QDR짰 II SRAM Four-Word Burst Architecture
CY7C14101KV18 CYPRESS-CY7C14101KV18 Datasheet
894Kb / 31P
   36-Mbit QDR짰 II SRAM 2-Word Burst Architecture
CY7C1410KV18 CYPRESS-CY7C1410KV18 Datasheet
863Kb / 30P
   36-Mbit QDR짰 II SRAM 2-Word Burst Architecture
CY7C1425KV18 CYPRESS-CY7C1425KV18_12 Datasheet
893Kb / 33P
   36-Mbit QDR짰 II SRAM Two-Word Burst Architecture
CY7C1411KV18 CYPRESS-CY7C1411KV18_12 Datasheet
936Kb / 35P
   36-Mbit QDR짰 II SRAM Four-Word Burst Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com