CY2CP1504 datasheet(6/13 Pages) CYPRESS

Part #	CY2CP1504

Description	1:4 LVCMOS to LVPECL Fanout Buffer with Selectable Clock Input

Download	13 Pages

Scroll/Zoom	100%

Manufacturer	CYPRESS [Cypress Semiconductor]

Direct Link	http://www.cypress.com

Logo

6 / 13 page

CY2CP1504

Document Number: 001-56313 Rev. *F

Page 6 of 13

AC Electrical Specifications

(VDD = 3.3 V ± 5% or 2.5 V ± 5%; TA = 0 °C to 70 °C (Commercial) or –40 °C to 85°C (Industrial))

Parameter

Description

Condition

Min

Typ

Max

Unit

FIN

Input frequency

DC

–

250

MHz

FOUT

Output frequency

FOUT = FIN

DC

–

250

MHz

VPP

LVPECL differential output voltage

peak- to-peak, single-ended.

Terminated with 50

Ω to V

DD – 2.0

[4]

Fout = DC to 150 MHz

600

–

mV

Fout = >150 MHz to 250 MHz

400

–

mV

tPD

[5]

Propagation delay input to output pair

Input rise/fall time < 1.5 ns

(20% to 80%)

––

480

ps

tODC

[6]

Output duty cycle

Rail-to-rail input swing, 50%

input DTCY measured at Vdd/2

45–55

%

tSK1

[7]

Output-to-output skew

Any output to any output, with

same load conditions at DUT

––

30

ps

tSK1 D

[7]

Device-to-device output skew

Any output to any output

between two or more devices.

Devices must have the same

input and have the same output

load.

––

150

ps

PNADD

Additive RMS phase noise

156.25-MHz Input

Rise/fall time < 150 ps (20% to 80%)

VID > 400 mV

Offset = 1 kHz

–

–120

dBc/Hz

Offset = 10 kHz

–

–130

dBc/Hz

Offset = 100 kHz

–

–135

dBc/Hz

Offset = 1 MHz

–

–150

dBc/Hz

Offset = 10 MHz

–

–150

dBc/Hz

Offset = 20 MHz

–

–150

dBc/Hz

tJIT

[8]

Additive RMS phase jitter (Random)

156.25 MHz sinewave,

12 kHz to 20 MHz offset; input

swing = 2.2V, Vbias = VDD/2

––

0.15

ps

tR, tF

[9]

Output rise/fall time

50% duty cycle at input,

20% to 80% of full swing

(VOL to VOH)

Input rise/fall time < 1.5 ns

(20% to 80%)

––

300

ps

tSOD

Time from clock edge to outputs

disabled

Synchronous clock enable

(CLK_EN) switched Low

––

700

ps

tSOE

Time from clock edge to outputs

enabled

Synchronous clock enable

(CLK_EN) switched high

––

700

ps

Notes

5. Refer to Figure 3 on page 7.

6. Refer to Figure 4 on page 7.

7. Refer to Figure 5 on page 7.

8. Refer to Figure 6 on page 8.

9. Refer to Figure 7 on page 8.

[+] Feedback

Similar Part No. - CY2CP1504

Manufacturer	Part #	Datasheet	Description
Crystek Corporation	CY2C11S-20.000	116Kb / 1P	Quartz Crystal Leaded HC49 Crystal
	CY2C11T-20.000	116Kb / 1P	Quartz Crystal Leaded HC49 Crystal
	CY2C11V-20.000	116Kb / 1P	Quartz Crystal Leaded HC49 Crystal
	CY2C13S-20.000	116Kb / 1P	Quartz Crystal Leaded HC49 Crystal
	CY2C13T-20.000	116Kb / 1P	Quartz Crystal Leaded HC49 Crystal

More results

Similar Description - CY2CP1504

Manufacturer	Part #	Datasheet	Description
Cypress Semiconductor	CY2DP1504	301Kb / 14P	1:4 LVPECL Fanout Buffer with Selectable Clock Input
Cypress Semiconductor	CY2DP1510	303Kb / 13P	1:10 LVPECL Fanout Buffer with Selectable Clock Input
Renesas Technology Corp	MC100ES6535	450Kb / 10P	3.3V LVCMOS-to-LVPECL 1:4 Fanout Buffer 2019
Cypress Semiconductor	CY2DL1504	309Kb / 15P	1:4 Differential LVDS Fanout Buffer with Selectable Clock Input
Cypress Semiconductor	CY2DL1504_1105	315Kb / 14P	1:4 Differential LVDS Fanout Buffer with Selectable Clock Input
Integrated Device Techn...	IDT8535-01	75Kb / 11P	LOW SKEW, 1-TO-4 LVCMOS-TO-3.3V LVPECL FANOUT BUFFER
Asahi Kasei Microsystem...	AK8181A	253Kb / 8P	3.3V LVPECL 1:4 Clock Fanout Buffer
Integrated Device Techn...	8536I-33	347Kb / 19P	LVPECL/LVCMOS Fanout Buffer
Integrated Circuit Syst...	ICS8535-01	115Kb / 12P	LOW SKEW, 1-TO-4 LVCMOS-TO-3.3V LVPECL FANOUT BUFFER
Cypress Semiconductor	CY2DL15110	430Kb / 13P	1:10 Differential LVDS Fanout Buffer with Selectable Clock Input

More results

CY2CP1504 Datasheet(PDF) 6 Page - Cypress Semiconductor

CY2CP1504 Datasheet(HTML) 6 Page - Cypress Semiconductor

Similar Part No. - CY2CP1504

Similar Description - CY2CP1504

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13

Datasheet Download

Link URL