LPC1225FBD48321 datasheet(10/60 Pages) NXP | 32-bit ARM Cortex-M0 microcontroller; up to 128 kB flash and 8 kB SRAM

10 / 60 page

LPC122X

All information provided in this document is subject to legal disclaimers.

Objective data sheet

Rev. 1.1 — 21 February 2011

10 of 60

NXP Semiconductors

LPC122x

32-bit ARM Cortex-M0 microcontroller

PIO0_17/MOSI

32 44

[2]

I/O

I; PU

PIO0_17 — General purpose digital input/output pin.

I/O

MOSI — Master Out Slave In for SSP/SPI.

PIO0_18/SWCLK/

CT32B0_CAP0/

CT32B0_MAT0

33 45

[2]

I/O

I; PU

PIO0_18 — General purpose digital input/output pin.

I-

SWCLK — Serial wire clock, alternate location.

I-

CT32B0_CAP0 — Capture input, channel 0 for 32-bit timer 0.

O-

CT32B0_MAT0 — Match output, channel 0 for 32-bit timer 0.

PIO0_19/ACMP0_I0/

CT32B0_CAP1/

CT32B0_MAT1

[5]

I/O

I; PU

PIO0_19 — General purpose digital input/output pin.

I-

ACMP0_I0 — Input 0 for comparator 0.

I-

CT32B0_CAP1 — Capture input, channel 1 for 32-bit timer 0.

O-

CT32B0_MAT1 — Match output, channel 1 for 32-bit timer 0

PIO0_20/ACMP0_I1/

CT32B0_CAP2/

CT32B0_MAT2

[5]

I/O

I; PU

PIO0_20 — General purpose digital input/output pin.

I-

ACMP0_I1 — Input 1 for comparator 0.

I-

CT32B0_CAP2 — Capture input, channel 2 for 32-bit timer 0.

O-

CT32B0_MAT2 — Match output, channel 2 for 32-bit timer 0.

PIO0_21/ACMP0_I2/

CT32B0_CAP3/

CT32B0_MAT3

[5]

I/O

I; PU

PIO0_21 — General purpose digital input/output pin.

I-

ACMP0_I2 — Input 2 for comparator 0.

I-

CT32B0_CAP3 — Capture input, channel 3 for 32-bit timer 0.

O-

CT32B0_MAT3 — Match output, channel 3 for 32-bit timer 0.

PIO0_22/ACMP0_I3

[5]

I/O

I; PU

PIO0_22 — General purpose digital input/output pin.

I-

ACMP0_I3 — Input 3 for comparator 0.

PIO0_23/

ACMP1_I0/

CT32B1_CAP0/

CT32B1_MAT0

[5]

I/O

I; PU

PIO0_23 — General purpose digital input/output pin.

I-

ACMP1_I0 — Input 0 for comparator 1.

I-

CT32B1_CAP0 — Capture input, channel 0 for 32-bit timer 1.

O-

CT32B1_MAT0 — Match output, channel 0 for 32-bit timer 1.

PIO0_24/ACMP1_I1/

CT32B1_CAP1/

CT32B1_MAT1

[5]

I/O

I; PU

PIO0_24 — General purpose digital input/output pin.

I-

ACMP1_I1 — Input 1 for comparator 1.

I-

CT32B1_CAP1 — Capture input, channel 1 for 32-bit timer 1.

O-

CT32B1_MAT1 — Match output, channel 1 for 32-bit timer 1.

SWDIO/ACMP1_I2/

CT32B1_CAP2/

CT32B1_MAT2/

PIO0_25

10 10

[5]

I/O

I; PU

SWDIO — Serial wire debug input/output, default location.

I-

ACMP1_I2 — Input 2 for comparator 1.

I-

CT32B1_CAP2 — Capture input, channel 2 for 32-bit timer 1.

O-

CT32B1_MAT2 — Match output, channel 2 for 32-bit timer 1.

I/O

PIO0_25 — General purpose digital input/output pin.

SWCLK/ACMP1_I3/

CT32B1_CAP3/

CT32B1_MAT3/

PIO0_26

11 11

[5]

I; PU

SWCLK — Serial wire clock, default location.

I-

ACMP1_I3 — Input 3 for comparator 1.

I-

CT32B1_CAP3 — Capture input, channel 3 or 32-bit timer 1.

O-

CT32B1_MAT3 — Match output, channel 3 for 32-bit timer 1.

I/O

PIO0_26 — General purpose digital input/output pin.

Table 3.

LPC122x pin description …continued

Symbol

Start

logic

input

Type Reset

state

[1]

Description

LPC1225FBD48321 Datasheet(PDF) 10 Page - NXP Semiconductors

LPC1225FBD48321 Datasheet(HTML) 10 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Datasheet Download

Link URL