Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF HTML

LC11011-141 Datasheet(PDF) 2 Page - Sanyo Semicon Device

Part No. LC11011-141
Description  Computer Image Signal Processing Full-Color Gray-Scale Processor
Download  7 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  SANYO [Sanyo Semicon Device]
Homepage  http://www.ssdc-jp.com/eng/
Logo 

LC11011-141 Datasheet(HTML) 2 Page - Sanyo Semicon Device

   
Zoom Inzoom in Zoom Outzoom out
 2 / 7 page
background image
No. 5041-2/7
LC11011-141
DC Characteristics at Ta = 0 to +70°C, VSS = 0 V, VDD = 4.5 to 5.5 V
Note: * The test conditions are: fCP = 25.175 MHz, VDD = 5.0 V, CL = 15 pF (measured with VGA timing)
Switching Characteristics at Ta = 0 to +70°C, VSS = 0 V, VDD = 4.5 to 5.5 V, CL = 15 pF
Electrical Characteristics: At an operating voltage of 3.3 V
Operating Ranges at Ta = 0 to +70°C
DC Characteristics at Ta = 0 to +70°C, VSS = 0 V, VDD = 3.0 to 3.6 V
Note: * The test conditions are: fclk = 25.175 MHz, VDD = 3.3 V, CL = 15 pF (measured with VGA timing)
Parameter
Symbol
Conditions
Ratings
Unit
min
typ
max
High level input voltage
VIH
CMOS level
0.7 VDD
V
Low level input voltage
VIL
CMOS level
0.3 VDD
V
High level output voltage
VOH
IOH (–4 mA)
2.4
V
Low level output voltage
VOL
IOL (4 mA)
0.4
V
Supply current
ICC
*
40
70
mA
Parameter
Symbol
Conditions
Ratings
Unit
min
typ
max
High level input voltage
VIH
CMOS level
0.7 VDD
V
Low level input voltage
VIL
CMOS level
0.3 VDD
V
High level output voltage
VOH
IOH (–2 mA)
2.2
V
Low level output voltage
VOL
IOL (2 mA)
0.4
V
Supply current
ICC
*
30
45
mA
Parameter
Symbol
Conditions
Ratings
Unit
min
typ
max
Dot clock cycle time
Tdclk
20
ns
Hsync low level pulse width
Thpw
2 Tdclk
ns
Vsync low level pulse width
Tvpw
2 Tdclk
ns
Data setup time
Tdsu
5
ns
Data hold time
Tdhd
5
ns
Control signal setup time
Tcsu
5
ns
Control signal hold time
Tchd
5
ns
CLK propagation delay time
Ttdhh
2
3
6
ns
CLK propagation delay time
Ttdll
2
4
7
ns
CLKB propagation delay time
Ttdhl
2
4
7
ns
CLKB propagation delay time
Ttdlh
2
4
7
ns
Control signal propagation delay time
Ttctl
2 Tdclk + 3
2 Tdclk + 6
2 Tdclk + 10
ns
Data output propagation delay time
Ttdata
2 Tdclk + 3
2 Tdclk + 6
2 Tdclk + 11
ns
Parameter
Symbol
Conditions
Ratings
Unit
min
typ
max
Supply voltage
VDD
3.0
3.3
3.6
V
Input voltage
VIN
0
VDD
V
Clock frequency
fclk
30
MHz


Html Pages

1  2  3  4  5  6  7 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn