 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
CY14B101NA Datasheet(PDF) 1 Page - Cypress Semiconductor |
|
||||||||||||||||||||||||||||||
CY14B101NA Datasheet(HTML) 1 Page - Cypress Semiconductor |
|
|
1 / 26 page  CY14B101LA CY14B101NA 1-Mbit (128 K × 8/64 K × 16) nvSRAM Cypress Semiconductor Corporation • 198 Champion Court • San Jose , CA 95134-1709 • 408-943-2600 Document #: 001-42879 Rev. *K Revised January 18, 2011 1-Mbit (128 K x 8/64 K x 16) nvSRAM Features ■ 20 ns, 25 ns, and 45 ns access times ■ Internally organized as 128 K × 8 (CY14B101LA) or 64 K × 16 (CY14B101NA) ■ Hands off automatic STORE on power-down with only a small capacitor ■ STORE to QuantumTrap nonvolatile elements initiated by software, device pin, or AutoStore on power-down ■ RECALL to SRAM initiated by software or power-up ■ Infinite read, write, and RECALL cycles ■ 1 million STORE cycles to QuantumTrap ■ 20 year data retention ■ Single 3 V +20% to -10% operation ■ Industrial temperature ■ Packages ❐ 32-Pin small-outline integrated circuit (SOIC) ❐ 44-/54-Pin thin small outline package (TSOP II) ❐ 48-Pin shrink small-outline package (SSOP) ❐ 48-Ball fine-pitch ball grid array (FBGA) ■ Pb-free and restriction of hazardous substances (RoHS) compliant Functional Description The Cypress CY14B101LA/CY14B101NA is a fast static RAM (SRAM), with a nonvolatile element in each memory cell. The memory is organized as 128 K bytes of 8 bits each or 64 K words of 16 bits each. The embedded nonvolatile elements incorporate QuantumTrap technology, producing the world’s most reliable nonvolatile memory. The SRAM provides infinite read and write cycles, while independent nonvolatile data resides in the highly reliable QuantumTrap cell. Data transfers from the SRAM to the nonvolatile elements (the STORE operation) takes place automatically at power-down. On power-up, data is restored to the SRAM (the RECALL operation) from the nonvolatile memory. Both the STORE and RECALL operations are also available under software control. Logic Block Diagram[1, 2, 3] Notes 1. Address A0 - A16 for ×8 configuration and Address A0 - A15 for ×16 configuration. 2. Data DQ0 - DQ7 for ×8 configuration and Data DQ0 - DQ15 for ×16 configuration. 3. BHE and BLE are applicable for ×16 configuration only. [+] Feedback |
Similar Part No. - CY14B101NA |
|
Similar Description - CY14B101NA |
|
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
