Electronic Components Datasheet Search |
|
ISL29029 Datasheet(PDF) 5 Page - Intersil Corporation |
|
ISL29029 Datasheet(HTML) 5 Page - Intersil Corporation |
5 / 16 page ISL29029 5 FN7682.0 November 23, 2010 tSU:DAT Data Set-up Time 100 ns tR Rise Time of both SDA and SCL Signals (Note 13) 20 + 0.1xCb ns tF Fall Time of both SDA and SCL Signals (Note 13) 20 + 0.1xCb ns tSU:STO Set-up Time for STOP Condition 600 ns tBUF Bus Free Time Between a STOP and START Condition 1300 ns Cb Capacitive Load for Each Bus Line 400 pF Rpull-up SDA and SCL system bus pull-up resistor Maximum is determined by tR and tF 1k Ω tVD;DAT Data Valid Time 0.9 µs tVD:ACK Data Valid Acknowledge Time 0.9 µs VnL Noise Margin at the LOW Level 0.1VDD V VnH Noise Margin at the HIGH Level 0.2VDD V NOTES: 12. All parameters in I2C Electrical Specifications table are guaranteed by design and simulation. 13. Cb is the capacitance of the bus in pF. I2C Electrical Specifications For SCL and SDA unless otherwise noted, VDD = 3V, TA = +25°C, REXT = 499kΩ 1% tolerance (Note 12). (Continued) PARAMETER DESCRIPTION CONDITION MIN TYP MAX UNIT FIGURE 1. I2C TIMING DIAGRAM |
Similar Part No. - ISL29029 |
|
Similar Description - ISL29029 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |