Electronic Components Datasheet Search |
|
TDA9882 Datasheet(PDF) 9 Page - NXP Semiconductors |
|
TDA9882 Datasheet(HTML) 9 Page - NXP Semiconductors |
9 / 45 page 9397 750 13507 © Koninklijke Philips Electronics N.V. 2004. All rights reserved. Product data sheet Rev. 01 — 16 November 2004 9 of 45 Philips Semiconductors TDA9882 Multistandard vision and QSS FM sound IF PLL demodulator The in-window and out-window control at the FM PLL can additionally be used to mute the audio stage (if auto mute is selected via pins SIF1 and SIF2); see Table 6. The principle working of the digital acquisition help circuit is as follows: The PLL VCO output is connected to a downcounter which has a predefined start value (standard dependent). The VCO frequency clocks the downcounter for a fixed gate time. Thereafter, the downcounter stop value is analyzed. In the event that the stop value is higher (lower) than the expected value range, the VCO frequency will be lower (higher) than the required lock-in window frequency range. A positive (negative) control current is injected into the PLL loop filter which causes the VCO frequency to be increased (decreased) and a new counting cycle starts. The gate time as well as the control logic of the acquisition help circuit is dependent on the precision of the reference signal at pin REF. Operation as a crystal oscillator is possible as well as connecting this input via a serial capacitor to an external reference frequency e.g. the tuning system oscillator. The AFC signal is derived from the corresponding downcounter stop value after a counting cycle. The last four bits are latched and the digital-to-analog converted value is given as current at pin AFC. 8.7 Video demodulator and amplifier The video demodulator is realized by a multiplier which is designed for low distortion and large bandwidth. The VIF signal is multiplied with the ‘in phase’ signal of the VIF PLL VCO. The demodulator output signal is fed into the video preamplifier via a level shift stage with integrated low-pass filter to achieve carrier harmonics attenuation. The output signal of the preamplifier is fed to the VIF AGC detector (see Section 8.3) and also fed internally to the integrated sound carrier trap; see Section 8.8. The differential trap output signal is converted and amplified by the following postamplifier. The video output level at pin CVBS is 2 V (p-p). Noise clipping is provided. 8.8 Sound carrier trap The sound carrier trap consists of a reference filter, a phase detector and the sound trap itself. A sound carrier reference signal is fed into the reference low-pass filter and is shifted by nominal 90 degrees. The phase detector compares the original reference signal with the signal shifted by the reference filter and produces a DC voltage by charging or discharging an integrated capacitor with a current proportional to the phase difference between both signals, respectively to the frequency error of the integrated filters. The DC voltage controls the frequency position of the reference filter and the sound trap. Thus the accurate frequency position for the different standards is set by the sound carrier reference signal. The sound trap itself is constructed of three separate traps to realize sufficient suppression of the first and second sound carrier. |
Similar Part No. - TDA9882 |
|
Similar Description - TDA9882 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |