Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

SX1512BIULTRT Datasheet(PDF) 34 Page - Semtech Corporation

Part No. SX1512BIULTRT
Description  World’s Lowest Voltage Level Shifting GPIO with LED Driver and Keypad Engine
Download  43 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  SEMTECH [Semtech Corporation]
Homepage  http://www.semtech.com
Logo 

SX1512BIULTRT Datasheet(HTML) 34 Page - Semtech Corporation

Zoom Inzoom in Zoom Outzoom out
 34 / 43 page
background image
ADVANCED COMMUNICATIONS & SENSING
Rev 3 – 9
th Sept. 2010
34
www.semtech.com
SX1510B/SX1511B/SX1512B
World’s Lowest Voltage Level Shifting GPIO
with LED Driver and Keypad Engine
3:2
Edge sensitivity of RegData[1]
1:0
Edge sensitivity of RegData[0]
0x18
RegInterruptSourceB
0x00
7:0
Interrupt source (from IOs set in RegInterruptMask)
0 : No interrupt has been triggered by this IO
1 : An interrupt has been triggered by this IO (an event as configured in relevant
RegSense register occured).
Writing '1' clears the bit in RegInterruptSource and in RegEventStatus
When all bits are cleared, NINT signal goes back high.
0x19
RegInterruptSourceA
0x00
7:0
Interrupt source (from IOs set in RegInterruptMask)
0 : No interrupt has been triggered by this IO
1 : An interrupt has been triggered by this IO (an event as configured in relevant
RegSense register occured).
Writing '1' clears the bit in RegInterruptSource and in RegEventStatus
When all bits are cleared, NINT signal goes back high.
0x1A
RegEventStatusB
0x00
7:0
Event status of all IOs.
0 : No event has occured on this IO
1 : An event has occured on this IO (an edge as configured in relevant RegSense
register occured).
Writing '1' clears the bit in RegEventStatus and in RegInterruptSource if relevant.
If the edge sensitivity of the IO is changed, the bit(s) will be cleared automatically
0x1B
RegEventStatusA
0x00
7:0
Event status of all IOs.
0 : No event has occured on this IO
1 : An event has occured on this IO (an edge as configured in relevant RegSense
register occured).
Writing '1' clears the bit in RegEventStatus and in RegInterruptSource if relevant.
If the edge sensitivity of the IO is changed, the bit(s) will be cleared automatically
7:6
Level shifter mode for IO[7] (Bank A) and IO[15] (Bank B)
5:4
Level shifter mode for IO[6] (Bank A) and IO[14] (Bank B)
3:2
Level shifter mode for IO[5] (Bank A) and IO[13] (Bank B)
0x1C
RegLevelShifter1
0x00
1:0
Level shifter mode for IO[4] (Bank A) and IO[12] (Bank B)
00 : OFF
01 : A->B
10 : B->A
11 : Reserved
7:6
Level shifter mode for IO[3] (Bank A) and IO[11] (Bank B)
5:4
Level shifter mode for IO[2] (Bank A) and IO[10] (Bank B)
3:2
Level shifter mode for IO[1] (Bank A) and IO[9] (Bank B)
0x1D
RegLevelShifter2
0x00
1:0
Level shifter mode for IO[0] (Bank A) and IO[8] (Bank B)
00 : OFF
01 : A->B
10 : B->A
11 : Reserved
7
Unused
6:5
Oscillator frequency (fOSC) source
00 : OFF. LED driver, keypad engine and debounce features are disabled.
01 : External clock input (OSCIN)
10 : Internal 2MHz oscillator
11 : Reserved
4
OSCIO pin function (Cf. §4.8)
0 : OSCIO is an input (OSCIN)
1 : OSCIO is an output (OSCOUT)
0x1E
RegClock
0x00
3:0
Frequency of the signal output on OSCOUT pin:
0x0 : 0Hz, permanent "0" logical level (GPO)
0xF : 0Hz, permanent "1" logical level (GPO)
Else : fOSCOUT = fOSC/(2^(RegClock[3:0]-1))
7
LED Driver mode for Bank B’s fading capable IOs (IO15-12)
0: Linear
1: Logarithmic
6:4
Frequency of the LED Driver clock ClkX of all IOs:
0 : OFF. LED driver functionality is disabled for all IOs.
Else : ClkX = fOSC/(2^(RegMisc[6:4]-1))
3
LED Driver mode for Bank A’s fading capable IOs (IO7-4)
0: Linear
1: Logarithmic
2
NRESET pin function when externally forced low (Cf. §4.4.1 and §4.9.5)
0: Equivalent to POR
1: Reset PWM/Blink/Fade counters (not user programmed values)
This bit is can only be reset manually or by POR, not by NRESET.
1
Auto-increment register address (Cf. §4.5)
0: ON. When several consecutive data are read/written, register address is incremented.
1: OFF. When several consecutive data are read/written, register address is kept fixed.
0x1F
RegMisc
0x00
0
Autoclear NINT on RegData read (Cf. §4.7)
0: ON. RegInterruptSourceA/B is also automatically cleared when RegDataA/B is read.
1: OFF. RegInterruptSourceA/B must be manually cleared, either directly or via
RegEventStatusA/B.
0x20
RegLEDDriverEnableB
0x00
7:0
Enables LED Driver for each [output-configured] IO
0 : LED Driver is disabled
1 : LED Driver is enabled


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn