Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

MCK68HC16Z1CFC16 Datasheet(PDF) 9 Page - Freescale Semiconductor, Inc

Part No. MCK68HC16Z1CFC16
Description  M68HC16Z Series
Download  500 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  FREESCALE [Freescale Semiconductor, Inc]
Homepage  http://www.freescale.com
Logo 

MCK68HC16Z1CFC16 Datasheet(HTML) 9 Page - Freescale Semiconductor, Inc

Zoom Inzoom in Zoom Outzoom out
 9 / 500 page
background image
M68HC16 Z SERIES
USER’S MANUAL
(Continued)
Paragraph
Title
Page
TABLE OF CONTENTS
SECTION 9
QUEUED SERIAL MODULE
9.1
General ......................................................................................................9-1
9.2
QSM Registers and Address Map .............................................................9-2
9.2.1
QSM Global Registers .......................................................................9-2
9.2.1.1
Low-Power Stop Mode Operation .............................................9-2
9.2.1.2
Freeze Operation ......................................................................9-3
9.2.1.3
QSM Interrupts ..........................................................................9-3
9.2.2
QSM Pin Control Registers ...............................................................9-4
9.3
Queued Serial Peripheral Interface ...........................................................9-5
9.3.1
QSPI Registers ..................................................................................9-6
9.3.1.1
Control Registers ......................................................................9-6
9.3.1.2
Status Register ..........................................................................9-7
9.3.2
QSPI RAM .........................................................................................9-7
9.3.2.1
Receive RAM ............................................................................9-7
9.3.2.2
Transmit RAM ...........................................................................9-7
9.3.2.3
Command RAM .........................................................................9-8
9.3.3
QSPI Pins ..........................................................................................9-8
9.3.4
QSPI Operation .................................................................................9-8
9.3.5
QSPI Operating Modes .....................................................................9-9
9.3.5.1
Master Mode ...........................................................................9-16
9.3.5.2
Master Wrap-Around Mode .....................................................9-19
9.3.5.3
Slave Mode .............................................................................9-20
9.3.5.4
Slave Wrap-Around Mode .......................................................9-21
9.3.6
Peripheral Chip Selects ...................................................................9-21
9.4
Serial Communication Interface ..............................................................9-21
9.4.1
SCI Registers ..................................................................................9-24
9.4.1.1
Control Registers ....................................................................9-24
9.4.1.2
Status Register ........................................................................9-24
9.4.1.3
Data Register ..........................................................................9-24
9.4.2
SCI Pins ..........................................................................................9-25
9.4.3
SCI Operation ..................................................................................9-25
9.4.3.1
Definition of Terms ..................................................................9-25
9.4.3.2
Serial Formats .........................................................................9-25
9.4.3.3
Baud Clock ..............................................................................9-26
9.4.3.4
Parity Checking .......................................................................9-26
9.4.3.5
Transmitter Operation .............................................................9-27
9.4.3.6
Receiver Operation .................................................................9-28
9.4.3.7
Idle-Line Detection ..................................................................9-29
9.4.3.8
Receiver Wake-Up ..................................................................9-29
9.4.3.9
Internal Loop Mode .................................................................9-30
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn