APPLICATION INFORMATION

Functional Description

Device Address

Slave Address

Programmable

A6

A5

A4

A3

A1

A2

A0 R/W

TLC59208F

Following a Start condition, the bus master must output the address of the slave it is accessing.

of 64 slave addresses. To conserve power, no internal pullup resistors are incorporated on A0, A1, or A2.

Address values, depending on A0, A1, and A2, can be found in Table 1.

NOTE:

since they can interfere with the following:

1111 111)

• Slave devices that use the 10-bit addressing scheme (1111 0xx)

• High-speed mode master code (0000 1xx)

Figure 5. Slave Address

The last bit of the address byte defines the operation to be performed. When set to logic 1, a read operation is

selected. When set to logic 0, a write operation is selected.

Table 1. TLC59208F Address Map

ADDRESS INPUT

SLAVE ADDRESS

A2

A1

A0

A6

A5

A4

A3

A2

A1

A0

ADDRESS

GND

SCL

GND

0

0

1

0

0

0

0

20h

GND

SCL

0

0

1

0

0

0

1

22h

GND

SDA

GND

0

0

1

0

0

1

0

24h

GND

SDA

0

0

1

0

0

1

1

26h

SCL

GND

0

0

1

0

1

0

0

28h

SCL

0

0

1

0

1

0

1

2Ah

SDA

GND

0

0

1

0

1

1

0

2Ch

SDA

0

0

1

0

1

1

1

2Eh

GND

SCL

SCL

0

0

1

1

0

0

0

30h

GND

SCL

SDA

0

0

1

1

0

0

1

32h

GND

SDA

SCL

0

0

1

1

0

1

0

34h

GND

SDA

SDA

0

0

1

1

0

1

1

36h

SCL

SCL

0

0

1

1

1

0

0

38h

SCL

SDA

0

0

1

1

1

0

1

3Ah

SDA

SCL

0

0

1

1

1

1

0

3Ch

Copyright © 2009, Texas Instruments Incorporated

Submit Documentation Feedback

9

Product Folder Link(s): TLC59208F