Electronic Components Datasheet Search |
|
CAT93C57LE-GT3 Datasheet(PDF) 7 Page - ON Semiconductor |
|
CAT93C57LE-GT3 Datasheet(HTML) 7 Page - ON Semiconductor |
7 / 17 page CAT93C56, CAT93C57 http://onsemi.com 7 Read Upon receiving a READ command and an address (clocked into the DI pin), the DO pin of the CAT93C56/57 will come out of the high impedance state and, after sending an initial dummy zero bit, will begin shifting out the data addressed (MSB first). The output data bits will toggle on the rising edge of the SK clock and are stable after the specified time delay (tPD0 or tPD1). For the CAT93C56/57, after the initial data word has been shifted out and CS remains asserted with the SK clock continuing to toggle, the device will automatically increment to the next address and shift out the next data word in a sequential READ mode. As long as CS is continuously asserted and SK continues to toggle, the device will keep incrementing to the next address automatically until it reaches to the end of the address space, then loops back to address 0. In the sequential READ mode, only the initial data word is preceeded by a dummy zero bit. All subsequent data words will follow without a dummy zero bit. The READ instruction timing is illustrated in Figure 3. Erase/Write Enable and Disable The CAT93C56/57 powers up in the write disable state. Any writing after power−up or after an EWDS (erase/write disable) instruction must first be preceded by the EWEN (erase/write enable) instruction. Once the write instruction is enabled, it will remain enabled until power to the device is removed, or the EWDS instruction is sent. The EWDS instruction can be used to disable all CAT93C56/57 write and erase instructions, and will prevent any accidental writing or clearing of the device. Data can be read normally from the device regardless of the write enable/disable status. The EWEN and EWDS instructions timing is shown in Figure 4. SK CS DI DO HIGH−Z 11 0 Dummy 0 Address + 1 Address + 2 Address + n Don’t Care Figure 3. READ Instruction Timing AN AN−1 A0 tPD0 D15 . . . or D7 . . . D15 . . . D0 or D7 . . . D0 D15 . . . D0 or D7 . . . D0 D15 . . . D0 or D7 . . . D0 CS DI STANDBY 10 0 * * ENABLE = 11 DISABLE = 00 SK Figure 4. EWEN/EWDS Instruction Timing |
Similar Part No. - CAT93C57LE-GT3 |
|
Similar Description - CAT93C57LE-GT3 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |