 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
DSP56300FM Datasheet(PDF) 6 Page - Freescale Semiconductor, Inc |
|
||||||||||||||||||||||||||||||
DSP56300FM Datasheet(HTML) 6 Page - Freescale Semiconductor, Inc |
|
|
6 / 104 page  DSP56L307 Technical Data, Rev. 6 1-2 Freescale Semiconductor Signals/Connections Figure 1-1. Signals Identified by Functional Group Notes: 1. The HI08 port supports a non-multiplexed or a multiplexed bus, single or double Data Strobe (DS), and single or double Host Request (HR) configurations. Since each of these modes is configured independently, any combination of these modes is possible. These HI08 signals can also be configured alternatively as GPIO signals (PB[0–15]). Signals with dual designations (for example, HAS/HAS) have configurable polarity. 2. The ESSI0, ESSI1, and SCI signals are multiplexed with the Port C GPIO signals (PC[0–5]), Port D GPIO signals (PD[0–5]), and Port E GPIO signals (PE[0–2]), respectively. 3. TIO[0–2] can be configured as GPIO signals. 4. CLKOUT, BCLK, BCLK, CAS, and RAS[0–3] are valid only for operating frequencies ≤100 MHz. DSP56L307 24 18 External Address Bus External Data Bus External Bus Control Enhanced Synchronous Serial Interface Port 0 (ESSI0) 2 Timers3 PLL OnCE/ JTAG Port Power Inputs: PLL Core Logic I/O Address Bus Data Bus Bus Control HI08 ESSI/SCI/Timer A[0–17] D[0–23] AA0/RAS0– AA3/RAS3 4 RD WR TA BR BG BB CAS4 BCLK4 BCLK 4 TCK TDI TDO TMS TRST DE CLKOUT 4 PCAP After Reset NMI VCCP VCCQL VCCQH VCCA VCCD VCCC VCCH VCCS 4 Serial Communications Interface (SCI) Port 2 4 2 2 Grounds: PLL PLL Ground plane GNDP GNDP1 GND 64 Interrupt/ Mode Control MODA MODB MODC MODD RESET Host Interface (HI08) Port 1 Non-Multiplexed Bus H[0–7] HA0 HA1 HA2 HCS/HCS Single DS HRW HDS/HDS Single HR HREQ/HREQ HACK/HACK RXD TXD SCLK SC0[0–2] SCK0 SRD0 STD0 TIO0 TIO1 TIO2 8 3 3 EXTAL XTAL Clock Enhanced Synchronous Serial Interface Port 1 (ESSI1)2 SC1[0–2] SCK1 SRD1 STD1 3 Multiplexed Bus HAD[0–7] HAS/HAS HA8 HA9 HA10 Double DS HRD/HRD HWR/HWR Double HR HTRQ/HTRQ HRRQ/HRRQ Port B GPIO PB[0–7] PB8 PB9 PB10 PB13 PB11 PB12 PB14 PB15 Port E GPIO PE0 PE1 PE2 Port C GPIO PC[0–2] PC3 PC4 PC5 Port D GPIO PD[0–2] PD3 PD4 PD5 Timer GPIO TIO0 TIO1 TIO2 Port A 4 IRQA IRQB IRQC IRQD PINIT 3 RESET During Reset After Reset Reset During |
Similar Part No. - DSP56300FM |
|
Similar Description - DSP56300FM |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
