UJA1079 datasheet(24/45 Pages) NXP

24 / 45 page

UJA1079_2

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 02 — 27 May 2010

24 of 45

NXP Semiconductors

UJA1079

LIN core system basis chip

6.9 Interrupt output

Pin INTN is an active-LOW, open-drain interrupt output. It is driven LOW when at least

one interrupt is pending. An interrupt can be cleared by writing 1 to the corresponding bit

in the Int_Status register (Table 7). Clearing bit LWI in Standby mode only clears the

interrupt status bit and not the pending wake-up. The pending wake-up is cleared on

entering Normal mode and when the corresponding standby control bit (STBCL) is 0.

On devices that contain a watchdog, the Cyclic Interrupt (CI) is enabled when the

watchdog switches to Timeout mode while the SBC is in Standby mode or Normal mode

(provided WDOFF = LOW). A CI is generated if the watchdog overflows in Timeout mode.

The CI is provided to alert the microcontroller when the watchdog overflows in Timeout

mode. The CI will wake up the microcontroller from a

μC standby mode. After polling the

Int_Status register, the microcontroller will be aware that the application is in cyclic wake

up mode. It can then perform some checks on LIN before returning to the

μC standby

mode.

6.10 Temperature protection

The temperature of the SBC chip is monitored in Normal and Standby modes. If the

temperature is too high, the SBC will go to Overtemp mode, where the RSTN pin is driven

LOW and limp home is activated. In addition, the voltage regulator and the LIN transmitter

are switched off (see also Section 6.1.6 “Overtemp mode”). When the temperature falls

below the temperature shutdown threshold, the SBC will go into the Standby mode. The

temperature shutdown threshold is between 165

°C and 200 °C.

Similar Part No. - UJA1079

Manufacturer	Part #	Datasheet	Description
NXP Semiconductors	UJA1079A	337Kb / 46P	LIN core system basis chip Rev. 2 ??31 January 2011
	UJA1079ATW/3V3	337Kb / 46P	LIN core system basis chip Rev. 2 ??31 January 2011
	UJA1079ATW/3V3/WD	337Kb / 46P	LIN core system basis chip Rev. 2 ??31 January 2011
	UJA1079ATW/5V0	337Kb / 46P	LIN core system basis chip Rev. 2 ??31 January 2011
	UJA1079ATW/5V0/WD	337Kb / 46P	LIN core system basis chip Rev. 2 ??31 January 2011

Manufacturer	Part #	Datasheet	Description
NXP Semiconductors	UJA1079A	337Kb / 46P	LIN core system basis chip Rev. 2 ??31 January 2011
	UJA1075	387Kb / 53P	High-speed CAN/LIN core system basis chip Rev. 02-27 May 2010
	UJA1075A	393Kb / 54P	High-speed CAN/LIN core system basis chip Rev. 02 ??28 January 2011
	UJA1078	389Kb / 53P	High-speed CAN/dual LIN core system basis chip Rev. 02-27 May 2010
ATMEL Corporation	ATA664151	1Mb / 50P	LIN System Basis Chip with LIN Transceiver
NXP Semiconductors	UJA1078ATW	394Kb / 54P	High-speed CAN/dual LIN core system basis chip Rev. 2-28 January 2011
NXP Semiconductors	UJA1078A	394Kb / 54P	High-speed CAN/dual LIN core system basis chip Rev. 2-28 January 2011
Motorola, Inc	MC33689	229Kb / 18P	System Basis Chip with LIN transceiver
NXP Semiconductors	UJA1069	304Kb / 64P	LIN fail-safe system basis chip Rev. 04-28 October 2009
NXP Semiconductors	UJA1069	299Kb / 64P	LIN fail-safe system basis chip Rev. 02-5 March 2007