Electronic Components Datasheet Search
  English  ▼

Delete All


Preview PDF Download HTML

ADP3207C Datasheet(PDF) 30 Page - ON Semiconductor

Part No. ADP3207C
Description  7-Bit Programmable, Multi-Phase Mobile, CPU Synchronous Buck Controller
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ONSEMI [ON Semiconductor]
Direct Link  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

ADP3207C Datasheet(HTML) 30 Page - ON Semiconductor

Back Button ADP3207C Datasheet HTML 24Page - ON Semiconductor ADP3207C Datasheet HTML 25Page - ON Semiconductor ADP3207C Datasheet HTML 26Page - ON Semiconductor ADP3207C Datasheet HTML 27Page - ON Semiconductor ADP3207C Datasheet HTML 28Page - ON Semiconductor ADP3207C Datasheet HTML 29Page - ON Semiconductor ADP3207C Datasheet HTML 30Page - ON Semiconductor ADP3207C Datasheet HTML 31Page - ON Semiconductor ADP3207C Datasheet HTML 32Page - ON Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 30 / 32 page
background image
15. Users should see a waveform that is similar to the
one in Figure 33. Use the horizontal cursors to
measure VACDRP and VDCDRP as shown. Do not
measure the undershoot or overshoot that occurs
immediately after the step.
16. If the VACDRP and VDCDRP are different by more
than a couple of mV, use the following to adjust CCS.
(Note that users may need to parallel different values
to get the right one due to the limited standard
capacitor values available. It is also wise to have
locations for two capacitors in the layout for this.)
(eq. 44)
17. Repeat Step 15 and Step 16. Repeat adjustments if
necessary. Once completed, do not change CCS for
the rest of the procedure.
18. Set dynamic load step to maximum step size. Do not
use a step size larger than needed. Verify that the
output waveform is square, which means VACDRP
and VDCDRP are equal. Note: Make sure that the
load step slew rate and turn−on are set for a slew
rate of ~150 A/
ms to 250 A/ms (for example, a load
step of 50 A should take 200 ns to 300 ns) with no
overshoot. Some dynamic loads have an excessive
turn−on overshoot if a minimum current is not set
properly (this is an issue if using a VTT tool).
Initial Transient Setting
19. With dynamic load still set at the maximum step
size, expand the scope time scale to see 2
ms/div to
ms/div. A waveform that has two overshoots and
one minor undershoot can result (see Figure 33).
Here, VDROOP is the final desired value.
Figure 33. Transient Setting Waveform, Load Step
20. If both overshoots are larger than desired, make
the following adjustments in the order they appear.
Note that if these adjustments do not change the
response, users are limited by the output
decoupling. In addition, check the output response
each time a change is made, as well as the
switching nodes to make sure they are still stable.
a. Make ramp resistor larger by 25% (RRAMP).
b. For VTRAN1, increase CB or increase switching
c. For VTRAN2, increase RA and decrease CA,
both by 25%.
21. For load release (see Figure 34), if VTRANREL is
larger than the IMVP−6 specification, there is not
enough output capacitance. Either more
capacitance is needed or the inductor values need
to be smaller. If the inductors are changed, then
start the design over using Equations 1 to 38 and
this tuning guide.
Figure 34. Transient Setting Waveform, Load Release
Layout and Component Placement
The following guidelines are recommended for optimal
performance of a switching regulator in a PC system.
General Recommendations
For effective results, at least a 4−layer PCB is
recommended. This allows the needed versatility for control
circuitry interconnections with optimal placement, power
planes for ground, input and output power, and wide
interconnection traces in the rest of the power delivery current
paths. Note that each square unit of 1 ounce copper trace has
a resistance of ~0.53 m
W at room temperature.
When high currents need to be routed between PCB layers,
vias should be used liberally to create several parallel current
paths so that the resistance and inductance introduced by
these current paths are minimized, and the via current rating
is not exceeded.
If critical signal lines (including the output voltage sense
lines of the ADP3207C) must cross through power circuitry,
a signal ground plane should be interposed between those
signal lines and the traces of the power circuitry. This serves
as a shield to minimize noise injection into the signals at the
expense of making signal ground a bit noisier.
An analog ground plane should be used around and under
the ADP3207C for referencing the components associated
with the controller. Tie this plane to the nearest output
decoupling capacitor ground. It should not be tied to any other
power circuitry to prevent power currents from flowing in it.

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32 

Datasheet Download

Go To PDF Page

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn