Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

ADM1024ARUZ Datasheet(PDF) 19 Page - ON Semiconductor

Part No. ADM1024ARUZ
Description  System Hardware Monitor with Remote Diode Thermal Sensing
Download  29 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  ONSEMI [ON Semiconductor]
Homepage  http://www.onsemi.com
Logo 

ADM1024ARUZ Datasheet(HTML) 19 Page - ON Semiconductor

Zoom Inzoom in Zoom Outzoom out
 19 / 29 page
background image
ADM1024
http://onsemi.com
19
The chassis intrusion input can also be used for other types
of alarm input. Figure 31 shows a temperature alarm circuit
using an AD22105 temperature switch sensor. This produces
a low going output when the preset temperature is exceeded,
so the output is inverted by Q1 to make it compatible with the
CI input. Q1 can be almost any small−signal NPN transistor,
or a TTL or CMOS inverter gate may be used if one is
available. See the AD22105 data sheet for information on
selecting RSET.
Figure 31. Using the CI Input with a Temperature Sensor
CI
Q1
AD22105
TEMPERATURE
SENSOR
RSET
VCC
6
3
2
1
7
R1
10kΩ
Note: The chassis intrusion input does not have a
protective clamp diode to VCC, as this could pull down the
chassis intrusion latch and reset it when the ADM1024 is
powered down.
The ADM1024 Interrupt Structure
The Interrupt Structure of the ADM1024 is shown in
Figure 32. As each measurement value is obtained and
stored in the appropriate value register, the value and the
limits from the corresponding limit registers are fed to the
high and low limit comparators. The result of each
comparison (1 = out of limit, 0 = in limit) is routed to the
corresponding bit input of the Interrupt Status Registers via
a data demultiplexer and used to set that bit high or low as
appropriate.
The Interrupt Mask Registers have bits corresponding to
each of the Interrupt Status Register Bits. Setting an
Interrupt Mask Bit high forces the corresponding Status Bit
output low, while setting an Interrupt Mask Bit low allows
the corresponding Status Bit to be asserted. After masking,
the status bits are all OR’d together to produce the INT
output, which will pull low if any unmasked status bit goes
high, i.e., when any measured value goes out of limit. The
ADM1024 also has a dedicated output for temperature
interrupts only, the THERM input/output Pin 2. The
function of this is described later.
The INT output is enabled when Bit 1 of Configuration
Register 1 (INT_Enable) is high, and Bit 3 (INT_Clear) is low.
The INT pin has an internal, 100 k
W pullup resistor.
VID/IRQ Inputs
The processor voltage ID inputs VID0 to VID4 can be
reconfigured as interrupt inputs by setting Bit 7 of the
Channel Mode Register (address 16h). In this mode they
operate as level−triggered interrupt inputs, with VID0/IRQ0
to VID2/IRQ2 being active low and VID3/IRQ3 and
VID4/IRQ4 being active high. The individual interrupt
inputs can be enabled or masked by setting or clearing Bits 4
to 6 of the Channel Mode Register and Bits 6 and 7 of
Configuration Register 2 (address 4Ah). These interrupt
inputs are not latched in the ADM1024, so they do not
require clearing as do bits in the Status Registers. However,
the external interrupt source should be cleared once the
interrupt has been services, or the interrupt request will be
reasserted.
Interrupt Clearing
Reading an Interrupt Status Register will output the
contents of the Register, then clear it. It will remain cleared
until the monitoring cycle updates it, so the next read
operation should not be performed on the register until this
has happened, or the result will be invalid. The time taken for
a complete monitoring cycle is mainly dependent on the
time taken to measure the fan speeds, as described earlier.
The INT output is cleared with the INT_Clear bit, which
is Bit 3 of the Configuration Register, without affecting the
contents of the Interrupt (INT) Status Registers.
Interrupt Status Mirror Registers
Whenever a bit in one of the Interrupt Status Registers is
updated, the same bit is written to duplicate registers at
addresses 4Ch and 42h. These registers allow a second
management system to access the status data without
worrying about clearing the data. The data in these registers
is for reading only and has no effect on the interrupt output.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn