Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

ADM1021AARQZ-R Datasheet(PDF) 4 Page - ON Semiconductor

Part No. ADM1021AARQZ-R
Description  Low Cost Microprocessor System Temperature Monitor Microcomputer
Download  15 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  ONSEMI [ON Semiconductor]
Homepage  http://www.onsemi.com
Logo 

ADM1021AARQZ-R Datasheet(HTML) 4 Page - ON Semiconductor

 
Zoom Inzoom in Zoom Outzoom out
 4 / 15 page
background image
ADM1021A
http://onsemi.com
4
ELECTRICAL CHARACTERISTICS (TA = TMIN to TMAX, VDD = 3.0 V to 3.6 V, unless otherwise noted. (Note 1)
Parameter
Unit
Max
Typ
Min
Test Conditions / Comments
SMBus Interface (See Figure 2)
Logic Input High Voltage, VIH
STBY, SCLK, SDATA
VDD = 3.0 V to 5.5 V
2.2
V
Logic Input Low Voltage, VIL
STBY, SCLK, SDATA
VDD = 3.0 V to 5.5 V
0.8
V
SMBus Output Low Sink Current
SDATA forced to 0.6 V
6.0
mA
ALERT Output Low Sink Current
ALERT forced to 0.4 V
1.0
mA
Logic Input Current, IIH, IIL
−1.0
+1.0
mA
SMBus Input Capacitance, SCLK, SDATA
5.0
pF
SMBus Clock Frequency
100
kHz
SMBus Clock Low Time, tLOW
tLOW between 10% points
4.7
ms
SMBus Clock High Time, tHIGH
tHIGH between 90% points
4.0
ms
SMBus Start Condition Setup Time,
tSU:STA
4.7
ms
SMBus Repeat Start Condition
250
ns
Setup Time, tSU:STA
Between 90% and 90% points
250
ns
SMBus Start Condition Hold Time, tHD:STA
Time from 10% of SDATA to 90% of SCLK
4.0
ms
SMBus Stop Condition Setup Time, tSU:STO
Time from 90% of SCLK to 10% of SDATA
4.0
ms
SMBus Data Valid to SCLK
Time for 10% or 90% of SDATA to 10% of SCLK
250
ns
Rising Edge Time, tSU:DAT
Time for 10% or 90% of SDATA to 10% of SCLK
250
ns
SMBus Data Hold Time, tBUF:DAT
0
ms
SMBus Bus Free Time, tBUF
Between start/stop condition
4.7
ms
SCLK Falling Edge to SDATA
1
ms
Valid Time, tVD:DAT
Master clocking in data
1
ms
1. TMAX = 100°C, TMIN = 0°C
2. Operation at VDD = 5.0 V guaranteed by design; not production tested.
3. Guaranteed by design; not production tested.
Figure 2. Diagram for Serial Bus Timing
P
S
P
tHD;STA
tSU;STA
tSU;DAT
tHIGH
tF
tHD;DAT
tR
tLOW
tHD;STA
S
SCL
SDA
tBUF
tSU;STO


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn