Electronic Components Datasheet Search |
|
SN74AUP1G58YFPR Datasheet(PDF) 1 Page - Texas Instruments |
|
|
SN74AUP1G58YFPR Datasheet(HTML) 1 Page - Texas Instruments |
1 / 24 page See mechanical drawings for dimensions. DBV PACKAGE (TOP VIEW) ln2 VCC Y ln1 GND ln0 2 1 4 3 6 5 DCK PACKAGE (TOP VIEW) Y ln2 ln1 VCC GND ln0 2 4 3 6 1 5 DRL PACKAGE (TOP VIEW) Y ln2 ln1 VCC GND ln0 4 3 5 2 6 1 DRY PACKAGE (TOP VIEW) GND V CC In1 6 5 4 2 3 In0 Y In2 1 In0 Y 3 4 GND 2 5 In1 6 1 V CC In2 DSF PACKAGE (TOP VIEW) YZP PACKAGE (TOP VIEW) In0 In1 Y In2 GND 3 6 2 1 4 A1 B1 C1 A2 C2 V CC 5 B2 YFP PACKAGE ( VIEW) TOP In0 In1 Y In2 GND 3 6 2 1 4 A1 B1 C1 A2 C2 V CC 5 B2 SN74AUP1G58 www.ti.com SCES504J – NOVEMBER 2003 – REVISED MARCH 2010 LOW-POWER CONFIGURABLE MULTIPLE-FUNCTION GATE Check for Samples: SN74AUP1G58 1 FEATURES • Available in the Texas Instruments NanoStar™ • Wide Operating VCC Range of 0.8 V to 3.6 V Packages • Optimized for 3.3-V Operation • Low Static-Power Consumption • 3.6-V I/O Tolerant to Support Mixed-Mode (ICC = 0.9 mA Max) Signal Operation • Low Dynamic-Power Consumption • tpd = 5.5 ns Max at 3.3 V (Cpd = 4.6 pF Typ at 3.3 V) • Suitable for Point-to-Point Applications • Low Input Capacitance (Ci = 1.5 pF Typ) • Latch-Up Performance Exceeds 100 mA Per • Low Noise – Overshoot and Undershoot <10% JESD 78, Class II of VCC • ESD Performance Tested Per JESD 22 • Ioff Supports Partial-Power-Down Mode – 2000-V Human-Body Model Operation (A114-B, Class II) • Includes Schmitt-Trigger Inputs – 1000-V Charged-Device Model (C101) DESCRIPTION/ORDERING INFORMATION The AUP family is TI's premier solution to the industry's low-power needs in battery-powered portable applications. This family ensures a very low static and dynamic power consumption across the entire VCC range of 0.8 V to 3.6 V, resulting in an increased battery life. This product also maintains excellent signal integrity, which produces very low undershoot and overshoot characteristics. The SN74AUP1G58 features configurable multiple functions. The output state is determined by eight patterns of 3-bit input. The user can choose the logic functions AND, OR, NAND, NOR, XNOR, inverter, and noninverter. All inputs can be connected to VCC or GND. The device functions as an independent gate with Schmitt-trigger inputs, which allow for slow input transition and better switching noise immunity at the input. 1 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Copyright © 2003–2010, Texas Instruments Incorporated Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. |
Similar Part No. - SN74AUP1G58YFPR |
|
Similar Description - SN74AUP1G58YFPR |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |