 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
PIC18LF26J53 Datasheet(PDF) 81 Page - Microchip Technology |
|
||||||||||||||||||||||||||||||
PIC18LF26J53 Datasheet(HTML) 81 Page - Microchip Technology |
|
|
81 / 586 page 
2010 Microchip Technology Inc. Preliminary DS39964B-page 81 PIC18F47J53 FAMILY 6.0 MEMORY ORGANIZATION There are two types of memory in PIC18 Flash microcontrollers: • Program Memory • Data RAM As Harvard architecture devices, the data and program memories use separate busses; this allows for concurrent access of the two memory spaces. Section 7.0 “Flash Program Memory” provides additional information on the operation of the Flash program memory. 6.1 Program Memory Organization PIC18 microcontrollers implement a 21-bit program counter, which is capable of addressing a 2-Mbyte program memory space. Accessing a location between the upper boundary of the physically implemented memory and the 2-Mbyte address returns all ‘0’s (a NOP instruction). The PIC18F47J53 family offers a range of on-chip Flash program memory sizes, from 64 Kbytes (up to 32,768 single-word instructions) to 128 Kbytes (65,536 single-word instructions). Figure 6-1 provides the program memory maps for individual family devices. FIGURE 6-1: MEMORY MAPS FOR PIC18F47J53 FAMILY DEVICES Note: Sizes of memory areas are not to scale. Sizes of program memory areas are enhanced to show detail. Unimplemented Read as ‘0’ Unimplemented Read as ‘0’ 000000h 1FFFFFF 00FFFFh 01FFFFh PC<20:0> Stack Level 1 Stack Level 31 CALL, CALLW, RCALL, RETURN, RETFIE, RETLW, 21 On-Chip Memory On-Chip Memory ADDULNK, SUBULNK Config. Words Config. Words PIC18FX6J53 PIC18FX7J53 |
|
English ▼
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
