Electronic Components Datasheet Search
  English  ▼

Delete All


Preview PDF Download HTML

PIC18LF26J53 Datasheet(PDF) 55 Page - Microchip Technology

Part No. PIC18LF26J53
Description  28/44-Pin, High-Performance USB Microcontrollers with nanoWatt XLP Technology
Download  586 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MICROCHIP [Microchip Technology]
Homepage  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18LF26J53 Datasheet(HTML) 55 Page - Microchip Technology

Back Button PIC18LF26J53 Datasheet HTML 51Page - Microchip Technology PIC18LF26J53 Datasheet HTML 52Page - Microchip Technology PIC18LF26J53 Datasheet HTML 53Page - Microchip Technology PIC18LF26J53 Datasheet HTML 54Page - Microchip Technology PIC18LF26J53 Datasheet HTML 55Page - Microchip Technology PIC18LF26J53 Datasheet HTML 56Page - Microchip Technology PIC18LF26J53 Datasheet HTML 57Page - Microchip Technology PIC18LF26J53 Datasheet HTML 58Page - Microchip Technology PIC18LF26J53 Datasheet HTML 59Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 586 page
background image
 2010 Microchip Technology Inc.
DS39964B-page 55
Certain exits from power-managed modes do not
invoke the OST at all. There are two cases:
• PRI_IDLE mode (where the primary clock source
is not stopped) and the primary clock source is
the EC mode
• PRI_IDLE mode and the primary clock source is
the ECPLL mode
In these instances, the primary clock source either
does not require an oscillator start-up delay, since it is
already running (PRI_IDLE), or normally does not
require an oscillator start-up delay (EC). However, a
fixed delay of interval, TCSD, following the wake event,
is still required when leaving Sleep and Idle modes to
allow the CPU to prepare for execution. Instruction
execution resumes on the first clock cycle following this
Deep Sleep Mode
Deep Sleep mode brings the device into its lowest
power consumption state without requiring the use of
external switches to remove power from the device.
During Deep Sleep, the on-chip VDDCORE voltage reg-
ulator is powered down, effectively disconnecting
power to the core logic of the microcontroller.
On devices that support it, the Deep Sleep mode is
entered by:
• Setting the REGSLP (WDTCON<7>) bit
• Clearing the IDLEN bit
• Clearing the GIE bit
• Setting the DSEN bit (DSCONH<7>)
• Executing the SLEEP instruction immediately after
setting DSEN (no delay or interrupts in between)
In order to minimize the possibility of inadvertently enter-
ing Deep Sleep, the DSEN bit is cleared in hardware
two instruction cycles after having been set. Therefore,
in order to enter Deep Sleep, the SLEEP instruction must
be executed in the immediate instruction cycle after set-
ting DSEN. If DSEN is not set when Sleep is executed,
the device will enter conventional Sleep mode instead.
During Deep Sleep, the core logic circuitry of the
microcontroller is powered down to reduce leakage
current. Therefore, most peripherals and functions of
the microcontroller become unavailable during Deep
Sleep. However, a few specific peripherals and func-
tions are powered directly from the VDD supply rail of
the microcontroller, and therefore, can continue to
function in Deep Sleep.
Entering Deep Sleep mode clears the DSWAKEL
register. However, if the Real-Time Clock and Calendar
(RTCC) is enabled prior to entering Deep Sleep, it will
continue to operate uninterrupted.
The device has a dedicated Brown-out Reset (DSBOR)
and Watchdog Timer Reset (DSWDT) for monitoring
voltage and time-out events in Deep Sleep. The
DSBOR and DSWDT are independent of the standard
BOR and WDT used with other power-managed modes
(Run, Idle and Sleep).
When a wake event occurs in Deep Sleep mode (by
MCLR Reset, RTCC alarm, INT0 interrupt, ULPWU or
DSWDT), the device will exit Deep Sleep mode and
perform a Power-on Reset (POR). When the device is
released from Reset, code execution will resume at the
device’s Reset vector.
Because VDDCORE could fall below the SRAM retention
voltage while in Deep Sleep mode, SRAM data could
be lost in Deep Sleep. Exiting Deep Sleep mode
causes a POR; as a result, most Special Function
Registers will reset to their default POR values.
Applications needing to save a small amount of data
throughout a Deep Sleep cycle can save the data to the
general purpose DSGPR0 and DSGPR1 registers. The
contents of these registers are preserved while the
device is in Deep Sleep, and will remain valid throughout
an entire Deep Sleep entry and wake-up sequence.
Since Deep Sleep mode powers down the
microcontroller by turning off the on-chip
VDDCORE voltage regulator, Deep Sleep
capability is available only on PIC18FXXJ
members in the device family. The on-chip
voltage regulator is not available in
PIC18LFXXJ members of the device
family, and therefore, they do not support
Deep Sleep.

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More

Datasheet Download

Go To PDF Page

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn