 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TDA9955HL Datasheet(PDF) 29 Page - NXP Semiconductors |
|
||||||||||||||||||||||||||||||
TDA9955HL Datasheet(HTML) 29 Page - NXP Semiconductors |
|
|
29 / 52 page  TDA9955HL_1 © NXP B.V. 2008. All rights reserved. Product data sheet Rev. 01 — 17 March 2008 29 of 52 NXP Semiconductors TDA9955HL Triple 8-bit analog-to-digital video converter for HDTV [1] In progressive case bits VS_F2_LINE_START[12:0] and VS_F2_LINE_WIDTH[7:0] must be set to logic 0. B9h VS_F1_PIX_S_LSB 7 to 0 VS_F1_PIX_START[7:0] W 01h* vertical sync pixel start for field 1: position in number of pixels of the rising edge of the VS signal generated by the timing generator for field 1; if 0, VS stays LOW BAh VS_F1_PIX_MSB 7 to 4 VS_F1_PIX_START[11:8] W 0h* 3 to 0 VS_F1_PIX_END[11:8] W 0h* vertical sync pixel end for field 1 (LSB): position in number of pixels of the falling edge of the VS signal generated by the timing generator for field 1; if 0, VS stays LOW BBh VS_F1_PIX_E_LSB 7 to 0 VS_F1_PIX_END[7:0] W 01h* BCh VS_F2_PIX_S_LSB 7 to 0 VS_F2_PIX_START[7:0] W 01h* vertical sync pixel start for field 2: position in number of pixels of the rising edge of the VS signal generated by the timing generator for field 2 BDh VS_F2_PIX_MSB 7 to 4 VS_F2_PIX_START[11:8] W 0h* 3 to 0 VS_F2_PIX_END[11:8] W 0h* vertical sync pixel end for field 2: position in number of pixels of the falling edge of the VS signal generated by the timing generator for field 2 BEh VS_F2_PIX_E_LSB 7 to 0 VS_F2_PIX_END[7:0] W 01h* Table 33. Vertical sync registers (address B3h to BEh) bit description …continued Legend: * = default value Addr Register Bit Symbol Access Value Description Fig 5. HREF and VREF in interlaced case HREF VREF LOW during active video; HIGH during vertical blanking period line 1 pixel 1 HIGH during active video; LOW during horizontal blanking period active video field 1 active video field 2 blanking period HREF_START[11:0] HREF_END[11:0] VREF_F2_START[10:0] VREF_F2_WIDTH[7:0] VREF_F1_START[10:0] VREF_F1_WIDTH[7:0] VREF_F1_START[10:0] VREF_F1_WIDTH[7:0] VREF changes state at pixel 1(1) (1) 001aaa291 |
Similar Part No. - TDA9955HL |
|
Similar Description - TDA9955HL |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
