Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

SC16IS752 Datasheet(PDF) 34 Page - NXP Semiconductors

Part No. SC16IS752
Description  Dual UART with I2C-bus/SPI interface, 64 bytes of transmit and receive FIFOs, IrDA SIR built-in support
Download  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

SC16IS752 Datasheet(HTML) 34 Page - NXP Semiconductors

Back Button SC16IS752 Datasheet HTML 30Page - NXP Semiconductors SC16IS752 Datasheet HTML 31Page - NXP Semiconductors SC16IS752 Datasheet HTML 32Page - NXP Semiconductors SC16IS752 Datasheet HTML 33Page - NXP Semiconductors SC16IS752 Datasheet HTML 34Page - NXP Semiconductors SC16IS752 Datasheet HTML 35Page - NXP Semiconductors SC16IS752 Datasheet HTML 36Page - NXP Semiconductors SC16IS752 Datasheet HTML 37Page - NXP Semiconductors SC16IS752 Datasheet HTML 38Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 59 page
background image
SC16IS752_SC16IS762_7
© NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 07 — 19 May 2008
34 of 59
NXP Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
9.3 Auto RS-485
EFCR bit 0 is used to enable the RS-485 mode (multidrop or 9-bit mode). In this mode of
operation, a ‘master’ station transmits an address character followed by data characters
for the addressed ‘slave’ stations. The slave stations examine the received data and
interrupt the controller if the received character is an address character (parity bit = 1).
To use the auto RS-485 RTS mode the software would have to disable the hardware flow
control function.
9.3.1 Normal multidrop mode
The 9-bit mode in EFCR (bit 0) is enabled, but not Special Character Detect (EFR bit 5).
The receiver is set to Force Parity 0 (LCR[5:3] = 111) in order to detect address bytes.
With the receiver initially disabled, it ignores all the data bytes (parity bit = 0) until an
address byte is received (parity bit = 1). This address byte will cause the UART to set the
parity error. The UART will generate a line status interrupt (IER bit 2 must be set to ‘1’ at
this time), and at the same time puts this address byte in the RX FIFO. After the controller
examines the byte it must make a decision whether or not to enable the receiver; it should
enable the receiver if the address byte addresses its ID address, and must not enable the
receiver if the address byte does not address its ID address.
If the controller enables the receiver, the receiver will receive the subsequent data until
being disabled by the controller after the controller has received a complete message from
the ‘master’ station. If the controller does not disable the receiver after receiving a
message from the ‘master’ station, the receiver will generate a parity error upon receiving
another address byte. The controller then determines if the address byte addresses its ID
address, if it is not, the controller then can disable the receiver. If the address byte
addresses the ‘slave’ ID address, the controller take no further action; the receiver will
receive the subsequent data.
9.3.2 Auto address detection
If Special Character Detect is enabled (EFR[5] is set and XOFF2 contains the address
byte) the receiver will try to detect an address byte that matches the programmed
character in XOFF2. If the received byte is a data byte or an address byte that does not
match the programmed character in XOFF2, the receiver will discard these data. Upon
receiving an address byte that matches the XOFF2 character, the receiver will be
automatically enabled if not already enabled, and the address character is pushed into the
RX FIFO along with the parity bit (in place of the parity error bit). The receiver also
generates a line status interrupt (IER bit 2 must be set to 1 at this time). The receiver will
then receive the subsequent data from the ‘master’ station until being disabled by the
controller after having received a message from the ‘master’ station.
If another address byte is received and this address byte does not match XOFF2
character, the receiver will be automatically disabled and the address byte is ignored. If
the address byte matches XOFF2 character, the receiver will put this byte in the RX FIFO
along with the parity bit in the parity error bit (LSR[2]).


Similar Part No. - SC16IS752

ManufacturerPart No.DatasheetDescription
NXP Semiconductors
NXP Semiconductors
SC16IS752 NXP-SC16IS752 Datasheet
727Kb / 8P
   Smart, simple solutions for the 12 most common design concerns
August 2011
SC16IS752 NXP-SC16IS752 Datasheet
482Kb / 60P
   Dual UART with I2C-bus/SPI interface, 64 bytes of transmit and receive FIFOs, IrDA SIR built-in support
Rev. 9-22 March 2012
SC16IS752IBS NXP-SC16IS752IBS Datasheet
482Kb / 60P
   Dual UART with I2C-bus/SPI interface, 64 bytes of transmit and receive FIFOs, IrDA SIR built-in support
Rev. 9-22 March 2012
More results

Similar Description - SC16IS752

ManufacturerPart No.DatasheetDescription
NXP Semiconductors
NXP Semiconductors
SC16IS752IBS NXP-SC16IS752IBS Datasheet
482Kb / 60P
   Dual UART with I2C-bus/SPI interface, 64 bytes of transmit and receive FIFOs, IrDA SIR built-in support
Rev. 9-22 March 2012
SC16IS740 NXP-SC16IS740 Datasheet
321Kb / 62P
   Single UART with I2C-bus/SPI interface, 64 bytes of transmit and receive FIFOs, IrDA SIR built-in support
Rev. 06-13 May 2008
SC16IS740 PHILIPS-SC16IS740 Datasheet
308Kb / 62P
   Single UART with I2C-bus/SPI interface, 64 bytes of transmit and receive FIFOs, IrDA SIR built-in support
Rev. 05-16 November 2006
SC16IS740 NXP-SC16IS740_11 Datasheet
555Kb / 63P
   Single UART with I2C-bus/SPI interface, 64 bytes of transmit and receive FIFOs
Rev. 7-9 June 2011
SC16C652 PHILIPS-SC16C652 Datasheet
575Kb / 41P
   Dual UART with 32 bytes of transmit and receive FIFOs
Rev. 04-20 June 2003
SC16C2550 PHILIPS-SC16C2550 Datasheet
603Kb / 46P
   Dual UART with 16 bytes of transmit and receive FIFOs and infrared (IrDA) encoder/decoder
Rev. 03-19 June 2003
SC16C2550 PHILIPS-SC16C2550 Datasheet
603Kb / 46P
   Dual UART with 16 bytes of transmit and receive FIFOs and infrared (IrDA) encoder/decoder
Rev. 03-19 June 2003
Exar Corporation
Exar Corporation
ST16C2550 EXAR-ST16C2550 Datasheet
443Kb / 34P
   DUAL UART WITH 16-BYTE TRANSMIT AND RECEIVE FIFOS
NXP Semiconductors
NXP Semiconductors
SC16C2552 PHILIPS-SC16C2552 Datasheet
579Kb / 38P
   Dual UART with 16-byte transmit and receive FIFOs
Rev. 03-20 June 2003
SC16C852V NXP-SC16C852V Datasheet
253Kb / 54P
   Dual UART with 128-byte FIFOs, IrDA, and XScale VLIO bus interface
Rev. 03-15 October 2007
More results


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz