Electronic Components Datasheet Search |
|
P89LPC9321 Datasheet(PDF) 10 Page - NXP Semiconductors |
|
P89LPC9321 Datasheet(HTML) 10 Page - NXP Semiconductors |
10 / 70 page P89LPC9321_1 © NXP B.V. 2008. All rights reserved. Product data sheet Rev. 01 — 9 December 2008 10 of 70 NXP Semiconductors P89LPC9321 8-bit microcontroller with accelerated two-clock 80C51 core [1] Input/output for P1.0 to P1.4, P1.6, P1.7. Input for P1.5. P2.0/ICB 1 I/O P2.0 — Port 2 bit 0. I ICB — Input Capture B. P2.1/OCD 2 I/O P2.1 — Port 2 bit 1. O OCD — Output Compare D. P2.2/MOSI 13 I/O P2.2 — Port 2 bit 2. I/O MOSI — SPI master out slave in. When configured as master, this pin is output; when configured as slave, this pin is input. P2.3/MISO 14 I/O P2.3 — Port 2 bit 3. I/O MISO — When configured as master, this pin is input, when configured as slave, this pin is output. P2.4/SS 15 I/O P2.4 — Port 2 bit 4. I/O SS — SPI Slave select. P2.5/SPICLK 16 I/O P2.5 — Port 2 bit 5. I/O SPICLK — SPI clock. When configured as master, this pin is output; when configured as slave, this pin is input. P2.6/OCA 27 I/O P2.6 — Port 2 bit 6. O OCA — Output Compare A. P2.7/ICA 28 I/O P2.7 — Port 2 bit 7. I ICA — Input Capture A. P3.0 to P3.1 I/O Port 3: Port 3 is a 2-bit I/O port with a user-configurable output type. During reset Port 3 latches are configured in the input only mode with the internal pull-up disabled. The operation of Port 3 pins as inputs and outputs depends upon the port configuration selected. Each port pin is configured independently. Refer to Section 7.16.1 “Port configurations” and Table 10 “Static characteristics” for details. All pins have Schmitt trigger inputs. Port 3 also provides various special functions as described below: P3.0/XTAL2/ CLKOUT 9 I/O P3.0 — Port 3 bit 0. O XTAL2 — Output from the oscillator amplifier (when a crystal oscillator option is selected via the flash configuration. O CLKOUT — CPU clock divided by 2 when enabled via SFR bit (ENCLK -TRIM.6). It can be used if the CPU clock is the internal RC oscillator, watchdog oscillator or external clock input, except when XTAL1/XTAL2 are used to generate clock source for the RTC/system timer. P3.1/XTAL1 8 I/O P3.1 — Port 3 bit 1. I XTAL1 — Input to the oscillator circuit and internal clock generator circuits (when selected via the flash configuration). It can be a port pin if internal RC oscillator or watchdog oscillator is used as the CPU clock source, and if XTAL1/XTAL2 are not used to generate the clock for the RTC/system timer. VSS 7I Ground: 0 V reference. VDD 21 I Power supply: This is the power supply voltage for normal operation as well as Idle and Power-down modes. Table 3. Pin description …continued Symbol Pin Type Description |
Similar Part No. - P89LPC9321 |
|
Similar Description - P89LPC9321 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |