Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

XC6118 Datasheet(PDF) 11 Page - Torex Semiconductor

Part No. XC6118
Description  Voltage Detector with Separated Sense Pin & Delay Capacitor Pin
Download  20 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TOREX [Torex Semiconductor]
Homepage  http://www.torex.co.jp
Logo 

XC6118 Datasheet(HTML) 11 Page - Torex Semiconductor

Zoom Inzoom in Zoom Outzoom out
 11 / 20 page
background image
11/20
XC6118
Series
A typical circuit example is shown in Figure 1, and the timing chart of Figure 1 is shown in Figure 2.
As an early state, the sense pin is applied sufficiently high voltage (6.0V MAX.) and the delay capacitance (Cd) is charged
to the power supply input voltage, (VIN: 1.0V MIN., 6.0V MAX.).
While the sense pin voltage (VSEN) starts dropping to
reach the detect voltage (VDF) (VSEN>VDF), the output voltage (VOUT) keeps the “High” level (=VIN).
* If a pull-up resistor of the XC6118N series (N-ch open drain) is connected to added power supply different from the input
voltage pin, the “High” level will be a voltage value where the pull-up resistor is connected.
When the sense pin voltage keeps dropping and becomes equal to the detect voltage (VSEN =VDF), an N-ch transistor (M1)
for the delay capacitance (Cd) discharge is turned ON, and starts to discharge the delay capacitance (Cd). An inverter
(Inv.1) operates as a comparator of the reference voltage VIN, and the output voltage changes into the “Low” level (=VSS).
The detect delay time [t
DF] is defined as time which ranges from VSEN=VDF to the VOUT of “Low” level (especially, when the
Cd pin is not connected: t
DF0).
While the sense pin voltage keeps below the detect voltage, the delay capacitance (Cd) is discharged to the ground voltage
(=VSS) level.
Then, the output voltage maintains the “Low” level while the sense pin voltage increases again to reach the
release voltage (VSEN< VDF +VHYS).
■OPERATIONAL EXPLANATION
Figure 1: Typical application circuit example
Figure 2: The timing chart of Figure 1
*The XC6118N series (N-ch open
drain output) requires a pull-up
resistor for pulling up output.
Sense Pin Voltage: VSEN(MIN.:0V
MAX.:6.0V)
Delay Capacitance Pin Threshold Voltage: VTCD
Release Voltage: VDF+VHYS
Output Voltage Pin Voltage: VOUT (MIN.:VSS MAX:VIN)
Delay Capacitance Pin Voltage: VCD(MIN.:VSS, MAX.:VIN)
Detect Voltage: VDF
Vref
Comparator
Inverter
R1
R2
R3
M5
SEN=R1+R2+R3
M2
M1
M3
VOUT
VSS
Rdelay
Cd
VSEN
VIN
VIN
VSEN
Cd
M4


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn