P89LPC914 datasheet(41/66 Pages) NXP

Part #	P89LPC914

Description	8-bit microcontrollers with two-clock 80C51 core, 1 kB 3 V flash with 128-byte RAM

Download	66 Pages

Scroll/Zoom	100%

Manufacturer	NXP [NXP Semiconductors]

Direct Link	http://www.nxp.com

Logo

41 / 66 page

P89LPC912_913_914_5

Product data sheet

Rev. 05 — 28 September 2007

41 of 66

NXP Semiconductors

P89LPC912/913/914

8-bit microcontrollers with two-clock 80C51 core

8.18.7 Break detect

Break detect is reported in the status register (SSTAT). A break is detected when

11 consecutive bits are sensed LOW. The break detect can be used to reset the device.

8.18.8 Double buffering

The UART has a transmit double buffer that allows buffering of the next character to be

written to SBUF while the ﬁrst character is being transmitted. Double buffering allows

transmission of a string of characters with only one stop bit between any two characters,

as long as the next character is written between the start bit and the stop bit of the

previous character.

Double buffering can be disabled. If disabled (DBMOD, i.e., SSTAT.7 = 0), the UART is

compatible with the conventional 80C51 UART. If enabled, the UART allows writing to

SnBUF while the previous data is being shifted out. Double buffering is only allowed in

Modes 1, 2 and 3. When operated in Mode 0, double buffering must be disabled

(DBMOD = 0).

8.18.9 Transmit interrupts with double buffering enabled (modes 1, 2 and 3)

Unlike the conventional UART, in double buffering mode, the TX interrupt is generated

when the double buffer is ready to receive new data.

8.18.10 The 9th bit (bit 8) in double buffering (modes 1, 2 and 3)

If double buffering is disabled TB8 can be written before or after SBUF is written, as long

as TB8 is updated some time before that bit is shifted out. TB8 must not be changed until

the bit is shifted out, as indicated by the TX interrupt.

If double buffering is enabled, TB8 must be updated before SBUF is written, as TB8 will

be double-buffered together with SBUF data.

8.19 Serial Peripheral Interface (SPI)

P89LPC912/913/914 provides another high-speed serial communication interface—the

SPI interface. SPI is a full-duplex, high-speed, synchronous communication bus with two

operation modes: Master mode and Slave mode. Up to 4.5 Mbit/s can be supported in

Master mode or 3 Mbit/s in Slave mode. It has a Transfer Completion Flag and Write

Collision Flag Protection.

Similar Part No. - P89LPC914

Manufacturer	Part #	Datasheet	Description
NXP Semiconductors	P89LPC914	314Kb / 63P	8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM Rev. 03-17 December 2004
NXP Semiconductors	P89LPC914FDH	314Kb / 63P	8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM Rev. 03-17 December 2004

More results

Similar Description - P89LPC914

Manufacturer	Part #	Datasheet	Description
NXP Semiconductors	P89LPC906	243Kb / 51P	8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM Rev. 05-17 December 2004
	P89LPC901	1Mb / 55P	8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM Rev. 04-21 November 2003
	P89LPC912	314Kb / 63P	8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM Rev. 03-17 December 2004
	P89LPC930	260Kb / 55P	8-bit microcontrollers with two-clock 80C51 core 4 kB/8 kB 3 V Flash with 256-byte data RAM Rev. 05-15 December 2004
	P89LPC930	277Kb / 55P	8-bit microcontrollers with two-clock 80C51 core 4 kB/8 kB 3 V Flash with 256-byte data RAM Rev. 05 - 15 December 2004
	P89LPC920	238Kb / 46P	8-bit microcontrollers with two-clock 80C51 core 2 kB/4 kB/8 kB 3 V low-power Flash with 256-byte data RAM Rev. 08 - 15 December 2004
	P89LPC920	877Kb / 45P	8-bit microcontrollers with two-clock 80C51 core 2 kB/4 kB/8 kB 3 V low-power Flash with 256-byte data RAM Rev. 06-21 November 2003
	P89LPC904	190Kb / 41P	8-bit microcontrollers with two-clock accelerated 80C51 core 1 kB 3 V byte-erasable Flash with 8-bit A/D converter Rev. 02-25 June 2004
	P89LPC9107	257Kb / 58P	8-bit microcontrollers with two-clock accelerated 80C51 core 1 kB 3 V byte-erasable Flash with 8-bit A/D converter Rev. 02-11 April 2005
	P89LPC9102	291Kb / 61P	8-bit microcontrollers with two-clock accelerated 80C51 core 1 kB 3 V byte-erasable flash with 8-bit A/D converter Rev. 03-10 July 2007

More results

P89LPC914 Datasheet(PDF) 41 Page - NXP Semiconductors

P89LPC914 Datasheet(HTML) 41 Page - NXP Semiconductors

Similar Part No. - P89LPC914

Similar Description - P89LPC914

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

Datasheet Download

Link URL