Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

P89LPC9211 Datasheet(PDF) 44 Page - NXP Semiconductors

Part # P89LPC9211
Description  8-bit microcontroller with accelerated two-clock 80C51 core 2 kB/4 kB/8 kB 3 V byte-erasable flash with 8-bit ADC
Download  74 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

P89LPC9211 Datasheet(HTML) 44 Page - NXP Semiconductors

Back Button P89LPC9211 Datasheet HTML 40Page - NXP Semiconductors P89LPC9211 Datasheet HTML 41Page - NXP Semiconductors P89LPC9211 Datasheet HTML 42Page - NXP Semiconductors P89LPC9211 Datasheet HTML 43Page - NXP Semiconductors P89LPC9211 Datasheet HTML 44Page - NXP Semiconductors P89LPC9211 Datasheet HTML 45Page - NXP Semiconductors P89LPC9211 Datasheet HTML 46Page - NXP Semiconductors P89LPC9211 Datasheet HTML 47Page - NXP Semiconductors P89LPC9211 Datasheet HTML 48Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 74 page
background image
P89LPC92X1_1
© NXP B.V. 2009. All rights reserved.
Preliminary data sheet
Rev. 01 — 16 April 2009
44 of 74
NXP Semiconductors
P89LPC9201/9211/922A1/9241/9251
8-bit microcontroller with 8-bit ADC
programming mechanisms. The P89LPC9201/9211/922A1/9241/9251 uses VDD as the
supply voltage to perform the Program/Erase algorithms. When voltage supply is lower
than 2.4 V, the BOD FLASH is tripped and flash erase/program is blocked.
7.28.2 Features
Programming and erase over the full operating voltage range.
Byte erase allows code memory to be used for data storage.
Read/Programming/Erase using ISP/IAP/ICP.
Internal fixed boot ROM, containing low-level IAP routines available to user code.
Default loader providing ISP via the serial port, located in upper end of user program
memory.
Boot vector allows user-provided flash loader code to reside anywhere in the flash
memory space, providing flexibility to the user.
Any flash program/erase operation in 2 ms.
Programming with industry-standard commercial programmers.
Programmable security for the code in the flash for each sector.
100,000 typical erase/program cycles for each byte.
10 year minimum data retention.
7.28.3 Flash organization
The program memory consists of two/four/eight 1 kB sectors on the
P89LPC9201/9211/922A1/9241/9251 devices. Each sector can be further divided into
64-byte pages. In addition to sector erase, page erase, and byte erase, a 64-byte page
register is included which allows from 1 byte to 64 bytes of a given page to be
programmed at the same time, substantially reducing overall programming time.
7.28.4 Using flash as data storage
The flash code memory array of this device supports individual byte erasing and
programming. Any byte in the code memory array may be read using the MOVC
instruction, provided that the sector containing the byte has not been secured (a MOVC
instruction is not allowed to read code memory contents of a secured sector). Thus any
byte in a non-secured sector may be used for non-volatile data storage.
7.28.5 Flash programming and erasing
Four different methods of erasing or programming of the flash are available. The flash may
be programmed or erased in the end-user application (IAP) under control of the
application’s firmware. Another option is to use the ICP mechanism. This ICP system
provides for programming through a serial clock/serial data interface. As shipped from the
factory, the upper 512 bytes of user code space contains a serial ISP routine allowing for
the device to be programmed in circuit through the serial port. The flash may also be
programmed or erased using a commercially available EPROM programmer which
supports this device. This device does not provide for direct verification of code memory
contents. Instead, this device provides a 32-bit CRC result on either a sector or the entire
user code space.
Remark: When voltage supply is lower than 2.4 V, the BOD FLASH is tripped and flash
erase/program is blocked.


Similar Part No. - P89LPC9211

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
P89LPC9211 NXP-P89LPC9211 Datasheet
1Mb / 75P
   8-bit microcontroller with accelerated two-clock 80C51 core 2 kB/4 kB/8 kB 3 V byte-erasable flash with 8-bit ADC
Rev. 2-1 December 2010
P89LPC9211FDH NXP-P89LPC9211FDH Datasheet
1Mb / 75P
   8-bit microcontroller with accelerated two-clock 80C51 core 2 kB/4 kB/8 kB 3 V byte-erasable flash with 8-bit ADC
Rev. 2-1 December 2010
More results

Similar Description - P89LPC9211

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
P89LPC92X1 NXP-P89LPC92X1 Datasheet
1Mb / 75P
   8-bit microcontroller with accelerated two-clock 80C51 core 2 kB/4 kB/8 kB 3 V byte-erasable flash with 8-bit ADC
Rev. 2-1 December 2010
P89LPC9301 NXP-P89LPC9301 Datasheet
312Kb / 65P
   8-bit microcontroller with accelerated two-clock 80C51 core 4 kB/8 kB 3 V byte-erasable flash
Rev. 01-9 April 2009
P89LPC9331 NXP-P89LPC9331_11 Datasheet
650Kb / 94P
   8-bit microcontroller with accelerated two-clock 80C51 core, 4 kB/8 kB/16 kB 3 V byte-erasable
Rev. 5-10 January 2011
P89LPC933 NXP-P89LPC933 Datasheet
366Kb / 75P
   8-bit microcontroller with accelerated two-clock 80C51 core 4 kB/8 kB/16 kB 3 V byte-erasable flash with 8-bit ADCs
Rev. 07-26 November 2008
P89LPC971FDH129 NXP-P89LPC971FDH129 Datasheet
427Kb / 67P
   8-bit microcontroller with accelerated two-clock 80C51 core 2 kB/4 kB/8 kB wide-voltage byte-erasable flash
Rev. 3-8 June 2010
P89LPC9331 NXP-P89LPC9331 Datasheet
433Kb / 93P
   8-bit microcontroller with accelerated two-clock 80C51 core, 4 kB/8 kB/16 kB 3 V byte-erasable flash with 8-bit ADCs
Rev. 03-2 June 2009
P89LPC933 PHILIPS-P89LPC933 Datasheet
372Kb / 75P
   8-bit microcontroller with accelerated two-clock 80C51 core 4 kB/8 kB/16 kB 3 V byte-erasable Flash with 8-bit ADCs
Rev. 06-20 June 2005
P89LPC970 NXP-P89LPC970 Datasheet
459Kb / 66P
   8-bit microcontroller with accelerated two-clock 80C51 core 2 kB/4 kB/8 kB wide-voltage byte-erasable flash
Rev. 02-27 April 2010
P89LPC952 NXP-P89LPC952 Datasheet
339Kb / 69P
   8-bit microcontroller with accelerated two-clock 80C51 core 8 kB/16 kB 3 V byte-erasable flash with 10-bit ADC
Rev. 04-24 July 2008
P89LPC9351 NXP-P89LPC9351 Datasheet
341Kb / 74P
   8-bit microcontroller with accelerated two-clock 80C51 core 8 kB 3 V byte-erasable flash with 8-bit ADC
Rev. 01-19 November 2008
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com