Electronic Components Datasheet Search |
|
AD9265BCPZ-80 Datasheet(PDF) 4 Page - Analog Devices |
|
AD9265BCPZ-80 Datasheet(HTML) 4 Page - Analog Devices |
4 / 44 page AD9265 Rev. A | Page 4 of 44 SPECIFICATIONS ADC DC SPECIFICATIONS AVDD = 1.8 V, DRVDD = 1.8 V, SVDD = 1.8 V, maximum sample rate, VIN = −1.0 dBFS differential input, 1.0 V internal reference, DCS enabled, unless otherwise noted. Table 1. Parameter Temp AD9265BCPZ-801 AD9265BCPZ-1051 AD9265BCPZ-1251 Unit Min Typ Max Min Typ Max Min Typ Max RESOLUTION Full 16 16 16 Bits ACCURACY No Missing Codes Full Guaranteed Guaranteed Guaranteed Offset Error Full ±0.05 ±0.25 ±0.05 ±0.25 ±0.05 ±0.25 % FSR Gain Error Full ±0.2 ±2.5 ±0.2 ±2.5 ±0.4 ±2.5 % FSR Differential Nonlinearity (DNL)2 Full −1.0 +1.25 −1.0 +1.25 −1.0 +1.25 LSB 25°C ±0.6 ±0.65 ±0.7 LSB Integral Nonlinearity (INL)2 Full ±2.5 ±3.5 ±4.5 LSB 25°C ±1.5 ±2.0 ±3.0 LSB TEMPERATURE DRIFT Offset Error Full ±2 ±2 ±2 ppm/°C Gain Error Full ±15 ±15 ±15 ppm/°C INTERNAL VOLTAGE REFERENCE Output Voltage Error (1 V Mode) Full +8 ±12 +8 ±12 +8 ±12 mV Load Regulation @ 1.0 mA Full 3 3 3 mV INPUT REFERRED NOISE VREF = 1.0 V 25°C 2.17 2.26 2.17 LSB rms ANALOG INPUT Input Span, VREF = 1.0 V Full 22 2 V p-p Input Capacitance3 Full 88 8 pF Input Common-Mode Voltage Full 0.9 0.9 0.9 V REFERENCE INPUT RESISTANCE Full 66 6 kΩ POWER SUPPLIES Supply Voltage AVDD Full 1.7 1.8 1.9 1.7 1.8 1.9 1.7 1.8 1.9 V DRVDD Full 1.7 1.8 1.9 1.7 1.8 1.9 1.7 1.8 1.9 V SVDD Full 1.7 3.5 1.7 3.5 1.7 3.5 V Supply Current IAVDD2 Full 126 131 169 176 194 202 mA IDRVDD2 1.8 V CMOS Full 14 20 24 mA 1.8 V LVDS Full 43 46 49 mA POWER CONSUMPTION DC Input Full 241 258 323 343 373 392 mW Sine Wave Input2 DRVDD = 1.8 V CMOS Output Mode Full 254 341 394 mW LVDS Output Mode Full 308 391 439 mW Standby Power4 Full 54 54 54 mW Power-Down Power Full 0.05 0.15 0.05 0.15 0.05 .015 mW 1 The suffix following the part number refers to the model found in the Ordering Guide section. 2 Measured with a low input frequency, full-scale sine wave, with approximately 5 pF loading on each output bit. 3 Input capacitance refers to the effective capacitance between one differential input pin and AGND. 4 Standby power is measured with a dc input, the CLK pins (CLK+, CLK−) inactive (set to AVDD or AGND). |
Similar Part No. - AD9265BCPZ-80 |
|
Similar Description - AD9265BCPZ-80 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |