Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CS8421-CZZ Datasheet(PDF) 21 Page - Cirrus Logic

Part # CS8421-CZZ
Description  32-bit, 192-kHz Asynchronous Sample Rate Converter
Download  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS8421-CZZ Datasheet(HTML) 21 Page - Cirrus Logic

Back Button CS8421-CZZ Datasheet HTML 17Page - Cirrus Logic CS8421-CZZ Datasheet HTML 18Page - Cirrus Logic CS8421-CZZ Datasheet HTML 19Page - Cirrus Logic CS8421-CZZ Datasheet HTML 20Page - Cirrus Logic CS8421-CZZ Datasheet HTML 21Page - Cirrus Logic CS8421-CZZ Datasheet HTML 22Page - Cirrus Logic CS8421-CZZ Datasheet HTML 23Page - Cirrus Logic CS8421-CZZ Datasheet HTML 24Page - Cirrus Logic CS8421-CZZ Datasheet HTML 25Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 36 page
background image
DS641F4
21
CS8421
4.3.4
Muting
The SDOUT pin is set to all zero output (full mute) immediately after the RST pin is set high. When the
output from the SRC becomes valid, though the SRC may not have reached full performance, SDOUT is
unmuted over a period of approximately 4096 OLRCK cycles (soft unmuted). When the output becomes
invalid, depending on the condition, SDOUT is either immediately set to all zero output (hard muted) or
SDOUT is muted over a period of approximately 4096 OLRCK cycles until it reaches full mute (soft mut-
ed). The SRC will soft mute SDOUT if there is an illegal ratio between ILRCK and the XTI master clock.
Conditions that will cause the SRC to hard mute SDOUT include removing OLRCK, the RST pin being
set low, or illegal ratios between OLRCK and the XTI master clock. After all invalid states have been
cleared, the SRC will soft unmute SDOUT.
4.3.5
Group Delay and Phase Matching Between Multiple CS8421 Parts
The equation for the group delay through the sample rate converter is shown in “Digital Filter Character-
istics” on page 12. This phase delay is equal across multiple parts. Therefore, when multiple parts operate
at the same Fsi and Fso and use a common XTI/XTO clock, their output data is phase matched.
4.3.6
Master Clock
The CS8421 uses the clock signal supplied through XTI as its master clock (MCLK). MCLK can be sup-
plied from a digital clock source, a crystal oscillator, or a fundamental mode crystal. Figure 10 shows the
typical connection diagram for using a fundamental mode crystal. Please refer to the crystal manufactur-
er’s specifications for the external capacitor recommendations. If XTO is not used, such as with a digital
clock source or crystal oscillator, XTO should be left unconnected or pulled low through a 47 kΩ resistor
to GND.
If either serial audio portis set as master, MCLK will be used to supply the sub-clocks to the master SCLK
and LRCK. In this case, MCLK will be synchronous to the master serial audio port. If both serial audio
ports are set as slave, MCLK can be asynchronous to either or both ports. If the user needs to change the
clock source to XTI while the CS8421 is still powered on and running, a RESET must be issued once the
XTI clock source is present and valid to ensure proper operation.
When bot h serial ports are configured as slave an d operating at sample rate s les s than 96 kHz, the
CS8421 has the ability to operate wi thout a master clock input through XTI. This benefits the design by
not requiring extra external clock components (lowering production cost) and not requiring a master clock
to be routed to the CS8421, resulting in lowered noise contribution in the system. In this mode, an internal
oscillator provides the clock to run all of the internal logic. To enable the internal oscillator, simply tie XTI
to GND or VL. In this mode, XTO should be left unconnected.
The CS8421 can also provide a buffered MCLK output through the MCLK_OUT pin. This pin can be used
to supply MCLK to other system components that operate synchronously to MCLK. If MCLK_OUT is not
needed, the output of the pin can be disabled by pulling the pin high through a 47 kΩ resistor to VL.
MCLK_OUT is also disabled when using the internal oscillator mode. The MCLK_OUT pin will be set low
when disabled by using the internal oscillator mode.


Similar Part No. - CS8421-CZZ

ManufacturerPart #DatasheetDescription
logo
Cirrus Logic
CS8421-CZZ CIRRUS-CS8421-CZZ Datasheet
646Kb / 36P
   32-bit, 192 kHz Asynchronous Sample Rate Converter
CS8421-CZZ CIRRUS-CS8421-CZZ Datasheet
658Kb / 38P
   32-bit, 192 kHz Asynchronous Sample Rate Converter
CS8421-CZZ CIRRUS-CS8421-CZZ Datasheet
563Kb / 38P
   32-bit, 192 kHz Asynchronous Sample Rate Converter
CS8421-CZZR CIRRUS-CS8421-CZZR Datasheet
646Kb / 36P
   32-bit, 192 kHz Asynchronous Sample Rate Converter
CS8421-CZZR CIRRUS-CS8421-CZZR Datasheet
658Kb / 38P
   32-bit, 192 kHz Asynchronous Sample Rate Converter
More results

Similar Description - CS8421-CZZ

ManufacturerPart #DatasheetDescription
logo
Cirrus Logic
CS8421 CIRRUS-CS8421_06 Datasheet
658Kb / 38P
   32-bit, 192 kHz Asynchronous Sample Rate Converter
CS8421 CIRRUS-CS8421_09 Datasheet
563Kb / 38P
   32-bit, 192 kHz Asynchronous Sample Rate Converter
CS8421 CIRRUS-CS8421 Datasheet
646Kb / 36P
   32-bit, 192 kHz Asynchronous Sample Rate Converter
logo
Texas Instruments
SRC4190-Q1 TI1-SRC4190-Q1 Datasheet
1Mb / 29P
[Old version datasheet]   192-kHz STEREO ASYNCHRONOUS SAMPLE-RATE CONVERTER
logo
Analog Devices
AD1895 AD-AD1895 Datasheet
1Mb / 24P
   192 kHz Stereo Asynchronous Sample Rate Converter
REV. B
AD1896 AD-AD1896_15 Datasheet
1Mb / 28P
   192 kHz Stereo Asynchronous Sample Rate Converter
REV. A
AD1896 AD-AD1896 Datasheet
1Mb / 28P
   192 kHz Stereo Asynchronous Sample Rate Converter
REV. A
logo
Cirrus Logic
CS8422 CIRRUS-CS8422 Datasheet
1Mb / 82P
   24-bit, 192 kHz, Asynchronous Sample Rate Converter with
logo
Analog Devices
AD1896AYRSZ AD-AD1896AYRSZ Datasheet
1Mb / 28P
   192 kHz Stereo Asynchronous Sample Rate Converter
REV. A
AD1895 AD-AD1895_15 Datasheet
860Kb / 24P
   192 kHz Stereo Asynchronous Sample Rate Converter
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com