CY8C24094, CY8C24794
CY8C24894, CY8C24994
PSoC® Programmable System-on-Chip
Cypress Semiconductor Corporation
•
198 Champion Court
•
San Jose
, CA 95134-1709
•
408-943-2600
Document Number: 38-12018 Rev. *U
Revised March 30, 2010
1. Features
■ XRES Pin to Support In-System Serial Programming (ISSP)
and External Reset Control in CY8C24894
■ Powerful Harvard Architecture Processor
❐ M8C Processor Speeds to 24 MHz
❐ Two 8x8 Multiply, 32-Bit Accumulate
❐ Low Power at High Speed
❐ 3V to 5.25V Operating Voltage
❐ Industrial Temperature Range: -40°C to +85°C
❐ USB Temperature Range: -10°C to +85°C
■ Advanced Peripherals (PSoC® Blocks)
❐ 6 Rail-to-Rail Analog PSoC Blocks Provide:
• Up to 14-Bit ADCs
• Up to 9-Bit DACs
• Programmable Gain Amplifiers
• Programmable Filters and Comparators
❐ Four Digital PSoC Blocks Provide:
• 8 to 32-Bit Timers, Counters, and PWMs
• CRC and PRS Modules
• Full-Duplex UART
• Multiple SPI
™ Masters or Slaves
• Connectable to all GPI/O Pins
❐ Complex Peripherals by Combining Blocks
❐ Capacitive Sensing Application Capability
■ Full Speed USB (12 Mbps)
❐ Four Uni-Directional Endpoints
❐ One Bi-Directional Control Endpoint
❐ USB 2.0 Compliant
❐ Dedicated 256 Byte Buffer
❐ No External Crystal Required
■ Flexible On-Chip Memory
❐ 16K Flash Program Storage 50,000 Erase and Write Cycles
❐ 1K SRAM Data Storage
❐ In-System Serial Programming (ISSP)
❐ Partial Flash Updates
❐ Flexible Protection Modes
❐ EEPROM Emulation in Flash
■ Programmable Pin Configurations
❐ 25 mA Sink, 10 mA Source on all GPIO
❐ Pull Up, Pull Down, High Z, Strong, or Open Drain Drive
Modes on all GPI/O
❐ Up to 48 Analog Inputs on GPI/O
❐ Two 33 mA Analog Outputs on GPI/O
❐ Configurable Interrupt on all GPI/O
■ Precision, Programmable Clocking
❐ Internal ±4% 24 and 48 MHz Oscillator
❐ Internal Oscillator for Watchdog and Sleep
❐ 0.25% Accuracy for USB with no External Components
■ Additional System Resources
❐ I2C Slave, Master, and Multi-Master to 400 kHz
❐ Watchdog and Sleep Timers
❐ User Configurable Low Voltage Detection
D I G I T A L
SYST E M
SR AM
1K
I n t e r r upt
C o nt r o l l er
S l eep an d
W a t c hdo g
C l o ck S o u r ce s
( I n c l ude s I M O an d I L O )
G l obal D i gi t a l I n t e r c onn ec t
G l obal A n a l og I n t e r c onnec t
P S o C CO RE
CP U Co r e ( M 8 C )
SR O M
F l as h 16 K
Di g i t a l
B l o ck
A rra y
Di g i t a l
C l o cks
S YST EM R ESO U R C E S
ANAL O G
S Y S T E M
An a l o g
Re f .
Po r t 5
Po r t 4
Po r t 3
Po r t 2
Po r t 1
Po r t 0
A nal og
Dr i v e r s
An a l o g
B l o ck
Ar r a y
In te r n a l
V o l t ag e
Re f .
P O R and LV D
Sy s t e m R e s e t s
2
MA C s
De c i m a t o r
Ty p e 2
I2 C
US B
Po r t 7
A nal og
I npu t
Mu x i n g
Logic Block Diagram
[+] Feedback
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
