Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

74HCT4060D Datasheet(PDF) 12 Page - NXP Semiconductors

Part No. 74HCT4060D
Description  14-stage binary ripple counter with oscillator
Download  25 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  NXP [NXP Semiconductors]
Homepage  http://www.nxp.com
Logo NXP - NXP Semiconductors

74HCT4060D Datasheet(HTML) 12 Page - NXP Semiconductors

Back Button 74HCT4060D Datasheet HTML 8Page - NXP Semiconductors 74HCT4060D Datasheet HTML 9Page - NXP Semiconductors 74HCT4060D Datasheet HTML 10Page - NXP Semiconductors 74HCT4060D Datasheet HTML 11Page - NXP Semiconductors 74HCT4060D Datasheet HTML 12Page - NXP Semiconductors 74HCT4060D Datasheet HTML 13Page - NXP Semiconductors 74HCT4060D Datasheet HTML 14Page - NXP Semiconductors 74HCT4060D Datasheet HTML 15Page - NXP Semiconductors 74HCT4060D Datasheet HTML 16Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 25 page
background image
74HC_HCT4060_3
© NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 03 — 14 July 2008
12 of 25
NXP Semiconductors
74HC4060; 74HCT4060
14-stage binary ripple counter with oscillator
[1]
tpd is the same as tPHL and tPLH.
[2]
Qn+1 is the next Qn output.
[3]
tt is the same as tTHL and tTLH.
[4]
CPD is used to determine the dynamic power dissipation (PD in µW):
PD =CPD × VCC2 × fi × N+ ∑(CL × VCC2 × fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
CL = output load capacitance in pF;
VCC = supply voltage in V;
N = number of inputs switching;
∑(C
L × VCC
2
× f
o) = sum of outputs.
12. Waveforms
CPD
power
dissipation
capacitance
VI = GND to VCC − 1.5 V;
VCC =5V; fi = 1 MHz
[4]
-40
-
-
-
-
-
pF
Table 6.
Dynamic characteristics …continued
GND = 0 V; CL = 50 pF unless otherwise specified; for test circuit see Figure 11.
Symbol Parameter
Conditions
25
°C
−40 °C to +85 °C −40 °C to +125 °C Unit
Min
Typ
Max
Min
Max
Min
Max
Measurement points are given in Table 7.
VOL and VOH are typical voltage output levels that occur with the output load.
Fig 8.
Waveforms showing the clock (RS) to output (Q3) propagation delays, the clock pulse width, the output
transition times and the maximum clock frequency
001aai118
RS input
1/fmax
tW
tTHL
tTLH
tPHL
tPLH
VOH
VI
GND
VOL
VM
VM
10 %
90 %
90 %
10 %
Q3 output


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn