Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

HY5DU561622FTP-5I Datasheet(PDF) 25 Page - Hynix Semiconductor

Part No. HY5DU561622FTP-5I
Description  256M(16Mx16) DDR SDRAM
Download  28 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  HYNIX [Hynix Semiconductor]
Homepage  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

HY5DU561622FTP-5I Datasheet(HTML) 25 Page - Hynix Semiconductor

Back Button HY5DU561622FTP-5I Datasheet HTML 20Page - Hynix Semiconductor HY5DU561622FTP-5I Datasheet HTML 21Page - Hynix Semiconductor HY5DU561622FTP-5I Datasheet HTML 22Page - Hynix Semiconductor HY5DU561622FTP-5I Datasheet HTML 23Page - Hynix Semiconductor HY5DU561622FTP-5I Datasheet HTML 24Page - Hynix Semiconductor HY5DU561622FTP-5I Datasheet HTML 25Page - Hynix Semiconductor HY5DU561622FTP-5I Datasheet HTML 26Page - Hynix Semiconductor HY5DU561622FTP-5I Datasheet HTML 27Page - Hynix Semiconductor HY5DU561622FTP-5I Datasheet HTML 28Page - Hynix Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 25 / 28 page
background image
Rev. 1.1 / Mar. 2008
25
1HY5DU561622FTP-5I
HY5DU561622FTP-4I
Note :
1. This calculation accounts for tDQSQ(max), the pulse width distortion of on-chip circuit and jitter.
2. Data sampled at the rising edges of the clock : A0~A12, BA0~BA1, CKE, /CS, /RAS, /CAS, /WE.
3. Data latched at both rising and falling edges of Data Strobes(LDQS/UDQS) : DQ, LDM/UDM.
4. Minimum of 200 cycles of stable input clocks after Self Refresh Exit command, where CKE is held high, is required to complete
Self Refresh Exit and lock the internal DLL circuit of DDR SDRAM.
5. Min (tCL, tCH) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this
value can be greater than the minimum specification limits for tCL and tCH).
6. tHP = minimum half clock period for any given cycle and is defined by clock high or clock low (tCH, tCL). tQHS consists of
tDQSQmax, the pulse width distortion of on-chip clock circuits, data pin to pin skew and output pattern effects, and p-channel to
n-channel variation of the output drivers.
7. DQS, DM and DQ input slew rate is specified to prevent double clocking of data and preserve setup and hold times.
Signal transitions through the DC region must be monotonic.
Data-In Hold Time to DQS-In (DQ & DM)
tDH
0.4
-
0.4
-
ns
3
Read DQS Preamble Time
tRPRE
0.9
1.1
0.9
1.1
CK
Read DQS Postamble Time
tRPST
0.4
0.6
0.4
0.6
CK
Write DQS Preamble Setup Time
tWPRES
0-
0-
ns
Write DQS Preamble Hold Time
tWPREH
1.5
-
1.5
-
ns
Write DQS Postamble Time
tWPST
0.4
0.6
0.4
0.6
CK
Mode Register Set Delay
tMRD
2-
2-
CK
Exit Self Refresh to Any Execute Command
tXSC
200
-
200
-
CK
4
Power Down Exit Time
Except Read
Command
tPDEX
1tCK
+ tIS
-
1tCK
+ tIS
-CK
Read Command
tPDEX_RD
2tCK
+ tIS
-
2tCK
+ tIS
-CK
Average Periodic Refresh Interval
tREFI
-7.8
-7.8
us
Parameter
Symbol
4
5
Unit
Note
Min
Max
Min
Max


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn