Electronic Components Datasheet Search
  English  ▼

Delete All


Preview PDF Download HTML

HY5DU561622FTP-5I Datasheet(PDF) 19 Page - Hynix Semiconductor

Part No. HY5DU561622FTP-5I
Description  256M(16Mx16) DDR SDRAM
Download  28 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  HYNIX [Hynix Semiconductor]
Homepage  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

HY5DU561622FTP-5I Datasheet(HTML) 19 Page - Hynix Semiconductor

Back Button HY5DU561622FTP-5I Datasheet HTML 15Page - Hynix Semiconductor HY5DU561622FTP-5I Datasheet HTML 16Page - Hynix Semiconductor HY5DU561622FTP-5I Datasheet HTML 17Page - Hynix Semiconductor HY5DU561622FTP-5I Datasheet HTML 18Page - Hynix Semiconductor HY5DU561622FTP-5I Datasheet HTML 19Page - Hynix Semiconductor HY5DU561622FTP-5I Datasheet HTML 20Page - Hynix Semiconductor HY5DU561622FTP-5I Datasheet HTML 21Page - Hynix Semiconductor HY5DU561622FTP-5I Datasheet HTML 22Page - Hynix Semiconductor HY5DU561622FTP-5I Datasheet HTML 23Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 28 page
background image
Rev. 1.1 / Mar. 2008
availability of the first burst of output data. The latency can be programmed 3 or 4 or 5 clocks.
If a Read command is registered at clock edge n, and the latency is m clocks, the data is available nominally coincident
with clock edge n + m.
Reserved states should not be used as unknown operation or incompatibility with future versions may result.
The DLL must be enabled for normal operation. DLL enable is required during power up initialization, and upon return-
ing to normal operation after having disabled the DLL for the purpose of debug or evaluation. The DLL is automatically
disabled when entering self refresh operation and is automatically re-enabled upon exit of self refresh operation. Any
time the DLL is enabled, 200 clock cycles must occur to allow time for the internal clock to lock to the externally
applied clock before an any command can be issued.
The HY5DU561622FTP supports Full, Half strength driver and Matched impedance driver, intended for lighter load and/
or point-to-point environments. The Full drive strength for all output is specified to be SSTL_2, CLASS II. Half strength
driver is to define about 50% of Full drive strength and Matched impedance driver, about 30% of Full drive strength.

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28 

Datasheet Download

Go To PDF Page

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn