Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

HY5DU561622FTP-5I Datasheet(PDF) 7 Page - Hynix Semiconductor

Part No. HY5DU561622FTP-5I
Description  256M(16Mx16) DDR SDRAM
Download  28 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  HYNIX [Hynix Semiconductor]
Homepage  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

HY5DU561622FTP-5I Datasheet(HTML) 7 Page - Hynix Semiconductor

Back Button HY5DU561622FTP-5I Datasheet HTML 3Page - Hynix Semiconductor HY5DU561622FTP-5I Datasheet HTML 4Page - Hynix Semiconductor HY5DU561622FTP-5I Datasheet HTML 5Page - Hynix Semiconductor HY5DU561622FTP-5I Datasheet HTML 6Page - Hynix Semiconductor HY5DU561622FTP-5I Datasheet HTML 7Page - Hynix Semiconductor HY5DU561622FTP-5I Datasheet HTML 8Page - Hynix Semiconductor HY5DU561622FTP-5I Datasheet HTML 9Page - Hynix Semiconductor HY5DU561622FTP-5I Datasheet HTML 10Page - Hynix Semiconductor HY5DU561622FTP-5I Datasheet HTML 11Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 28 page
background image
Rev. 1.1 / Mar. 2008
7
1HY5DU561622FTP-5I
HY5DU561622FTP-4I
SIMPLIFIED COMMAND TRUTH TABLE
Command
CKEn-1
CKEn
CS
RAS
CAS
WE
ADDR
A10/
AP
BA
Note
Extended Mode Register Set
H
X
LLLL
OP code
1,2
Mode Register Set
H
X
LLLL
OP code
1,2
Device Deselect
HX
H
XXX
X1
No Operation
L
HHH
Bank Active
H
X
L
L
H
H
RA
V
1
Read
H
X
LHLH
CA
L
V
1
Read with Autoprecharge
H1,3
Write
HX
L
H
L
L
CA
L
V
1
Write with Autoprecharge
H1,4
Precharge All Banks
HX
L
L
H
L
X
HX
1,5
Precharge selected Bank
LV
1
Read Burst Stop
H
X
L
H
H
L
X
1
Auto Refresh
H
H
LLL
H
X
1
Self Refresh
Entry
H
L
LLL
H
X
1
Exit
L
H
H
XXX
1
L
HHH
Precharge Power
Down Mode
Entry
H
L
H
XXX
X
1
L
HHH
1
Exit
L
H
H
XXX
1
L
HHH
1
Active Power
Down Mode
Entry
H
L
H
XXX
X
1
L
VVV
1
Exit
L
H
X
1
Note :
1. LDM/UDM states are Don’t Care. Refer to below Write Mask Truth Table.
2. OP Code(Operand Code) consists of A0~A12 and BA0~BA1 used for Mode Register setting during Extended MRS or MRS.
Before entering Mode Register Set mode, all banks must be in a precharge state and MRS command can be issued after tRP
period from Prechagre command.
3. If a Read with Autoprecharge command is detected by memory component in CK(n), then there will be no command presented
to activated bank until CK(n+BL/2+tRP).
4. If a Write with Autoprecharge command is detected by memory component in CK(n), then there will be no command presented
to activated bank until CK(n+BL/2+1+tDPL+tRP). Last Data-In to Prechage delay(tDPL) which is also called Write Recovery Time
(tWR) is needed to guarantee that the last data has been completely written.
5. If A10/AP is High when Precharge command being issued, BA0/BA1 are ignored and all banks are selected to be
precharged.
( H=Logic High Level, L=Logic Low Level, X=Don’t Care, V=Valid Data Input, OP Code=Operand Code, NOP=No Operation )


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn