Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

H57V2562GTR-75L Datasheet(PDF) 3 Page - Hynix Semiconductor

Part # H57V2562GTR-75L
Description  256Mb Synchronous DRAM based on 4M x 4Bank x16 I/O
Download  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HYNIX [Hynix Semiconductor]
Direct Link  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

H57V2562GTR-75L Datasheet(HTML) 3 Page - Hynix Semiconductor

  H57V2562GTR-75L Datasheet HTML 1Page - Hynix Semiconductor H57V2562GTR-75L Datasheet HTML 2Page - Hynix Semiconductor H57V2562GTR-75L Datasheet HTML 3Page - Hynix Semiconductor H57V2562GTR-75L Datasheet HTML 4Page - Hynix Semiconductor H57V2562GTR-75L Datasheet HTML 5Page - Hynix Semiconductor H57V2562GTR-75L Datasheet HTML 6Page - Hynix Semiconductor H57V2562GTR-75L Datasheet HTML 7Page - Hynix Semiconductor H57V2562GTR-75L Datasheet HTML 8Page - Hynix Semiconductor H57V2562GTR-75L Datasheet HTML 9Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 23 page
background image
Rev 1.0 / Aug. 2009
3
111
Synchronous DRAM Memory 256Mbit
H57V2562GTR Series
DESCRIPTION
The Hynix H57V2562GTR Synchronous DRAM is 268,435,456bit CMOS Synchronous DRAM, ideally suited for the con-
sumer memory applications which requires large memory density and high bandwidth. It is organized as 4banks of
4,194,304 x 16 I/O.
Synchronous DRAM is a type of DRAM which operates in synchronization with input clock. The Hynix Synchronous
DRAM latch each control signal at the rising edge of a basic input clock (CLK) and input/output data in synchronization
with the input clock (CLK). The address lines are multiplexed with the Data Input/ Output signals on a multiplexed x16
Input/ Output bus. All the commands are latched in synchronization with the rising edge of CLK.
The Synchronous DRAM provides for programmable read or write Burst length of Programmable burst lengths: 1, 2, 4,
8 locations or full page. An AUTO PRECHARGE function may be enabled to provide a self-timed row precharge that is
initiated at the end of the burst access. The Synchronous DRAM uses an internal pipelined architecture to achieve
high-speed operation. This architecture is compartible with the 2n rule of prefetch architectures, but it also allows the
column address to be changed on every clock cycle to achieve a high-speed, fully random access. Precharging one
bank while accessing one of the other three banks will hide the precharge cycles and provide seamless, high-speed,
randon-access operation.
Read and write accesses to the Hynix Synchronous DRAM are burst oriented;
accesses start at a selected location and continue for a programmed number of locations in a programmed sequence.
Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command.
The address bits registered coincident with the ACTIVE command are used to select the bank and the row to be
accessed. The address bits registered coincident with the READ or WRITE command are used to select the bank and
the starting column location for the burst access.
All inputs are LVTTL compatible. Devices will have a VDD and VDDQ supply of 3.3V (nominal).


Similar Part No. - H57V2562GTR-75L

ManufacturerPart #DatasheetDescription
logo
Hynix Semiconductor
H57V2562GTR-75I HYNIX-H57V2562GTR-75I Datasheet
234Kb / 23P
   256Mb Synchronous DRAM based on 4M x 4Bank x16 I/O
H57V2562GTR-75J HYNIX-H57V2562GTR-75J Datasheet
234Kb / 23P
   256Mb Synchronous DRAM based on 4M x 4Bank x16 I/O
More results

Similar Description - H57V2562GTR-75L

ManufacturerPart #DatasheetDescription
logo
Hynix Semiconductor
H57V2562GTR-60I HYNIX-H57V2562GTR-60I Datasheet
234Kb / 23P
   256Mb Synchronous DRAM based on 4M x 4Bank x16 I/O
H57V2562GFR-60C HYNIX-H57V2562GFR-60C Datasheet
279Kb / 23P
   256Mb Synchronous DRAM based on 4M x 4Bank x16 I/O
H57V2582GTR-60C HYNIX-H57V2582GTR-60C Datasheet
228Kb / 22P
   256Mb Synchronous DRAM based on 8M x 4Bank x8 I/O
H57V2582GTR-60I HYNIX-H57V2582GTR-60I Datasheet
229Kb / 22P
   256Mb Synchronous DRAM based on 8M x 4Bank x8 I/O
HY57V641620ET HYNIX-HY57V641620ET Datasheet
117Kb / 13P
   64Mb Synchronous DRAM based on 1M x 4Bank x16 I/O
HY57V281620ET HYNIX-HY57V281620ET Datasheet
126Kb / 13P
   128Mb Synchronous DRAM based on 2M x 4Bank x16 I/O
H57V1262GFR-50X HYNIX-H57V1262GFR-50X Datasheet
256Kb / 12P
   128Mb Synchronous DRAM based on 2M x 4Bank x16 I/O
HY5V66EF6 HYNIX-HY5V66EF6 Datasheet
959Kb / 12P
   64Mb Synchronous DRAM based on 1M x 4Bank x16 I/O
H57V1262GTR-50X HYNIX-H57V1262GTR-50X Datasheet
205Kb / 13P
   128Mb Synchronous DRAM based on 2M x 4Bank x16 I/O
HY5S5B6ELF-HE HYNIX-HY5S5B6ELF-HE Datasheet
245Kb / 27P
   256MBit MOBILE SDR SDRAMs based on 4M x 4Bank x16 I/O
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com